Hon Hai Precision Industry Co., Ltd.

Hong-Fu Jin Precision Industry (Shenzhen) Co., Ltd.

Zheng Shan

Shou-Kuo Hsu

Chia-Nan Pai

Shi-Piao Luo

In a method for verifying a printed circuit board (PCB) layout using a computing device, a PCB simulation file is obtained from a storage device of the computing device, and a PCB image is displayed on a display device according to the PCB simulation file. The PCB image includes multiple signal lines and switching voltage regulator nodes (SVRN). A SVRN to be checked is selected from the PCB image, and all signal lines around the SVRN are searched. The method calculates a layout distance between the selected SVRN and each of the searched signal lines, and generates a graphical window interface to position a signal line whose layout distance is equal to or less than the minimum distance. The method further modifies the layout of the positioned signal line to satisfy a layout design specification by increasing the layout distance to the minimum distance.

Growing community of inventors

Shenzhen, China

Zheng Shan