Texas Instruments Corporation

Commissariat &#xc0; L'&#xc9;nergie Atomique Et Aux &#xc9;nergies Alternatives

Université De Nice Sophia Antipolis

Université De Nice

Yves Leduc

Emeric De Foucauld

Nathalie Messina

Gilles Jacquemod

Charvaka Duvvury

Kurt Peter Wachtler

Pierre Michel Carbou

Patrick Audebert

Pascal Guignon

Zhaopeng Wei

Philippe Lorenzini

Alexandre Benjamin Fonseca

Philippe Bernard Pierre Lorenzini

Franck Tollon

Loic LeToumelin

Gilles Fernand Jacquemod

An electronic circuit includes at least one first multi-gate transistor including a first gate and a second gate different from the first gate; and a regulation unit designed to measure a variable representing the drain-source voltage of the first transistor and to apply a polarization potential as a function of the variable to the second gate of the first transistor.

Elementary electronic circuit for stage of amplification or repeat of analog signals

A differential-logic logic circuit chained with another differential-logic circuit comprises a first logic cell composed of back-gate transistors, the first cell having a first input for receiving a first input signal and having an output for delivering a first output signal, and a second logic cell complementary to the first cell, composed of back-gate transistors, the second cell having as many inputs as the first cell, each input able to receive an input signal complementary to the respective input signal of the first cell, the second cell having an output for delivering a second output signal complementary to the first output signal of the first cell. The first output signal of the first cell is applied to the back gate of each transistor of the second cell, and the second output signal of the second cell is applied to the back gate of each transistor of the first cell.

Method and device for auto-calibration of multi-gate circuits

A packaged semiconductor device () with a substrate () having, sandwiched in an insulator (), a flat sheet-like sieve member () made of a non-linear material switching from insulator to conductor mode at a preset voltage. Both member surfaces are free of indentations; the member is perforated by through-holes, which are grouped into a first set () and a second set (). Metal traces () over one member surface are positioned across the first set through-holes (); each trace is connected to a terminal on the substrate top and, through the hole, to a terminal on the substrate bottom. Analogous for metal traces () over the opposite member surface and second set through-holes (). Traces () overlap with a portion of traces () to form the locations for the conductivity switches, creating local ultra-low resistance bypasses to ground for discharging overstress events.

In package ESD protections of IC using a thin film polymer

A CMOS bus receiver for converting a reduced voltage swing input signal at an input node to a higher voltage swing output signal at an output node. The receiver includes a first and a second MOS transistor connected in series by their source and drain between a first side and a second side of a power supply, a gate of the first MOS transistor being connected to the input node, the common connection node of the first and second MOS transistors being connected to the output node. A third and a fourth MOS transistor connected in series by their source and drain between the first side of the power supply and the input node are also provided, a gate of the third MOS transistor being connected to the output node, and a gate of the second MOS transistor being connected to the common connection node of the third and fourth MOS transistors. A fifth MOS transistor is provided, connected in series by a source and drain with a diode between the first side of the power supply and the input node, a gate of the fourth MOS transistor being connected to the common connection node of the fifth MOS transistor and the diode. An inverter has an input connected to the output node and an output connected to a gate of the fifth MOS transistor.

Low power, up full swing voltage CMOS bus receiver

An oscillator includes a resonator, such as a crystal ( ) coupled to first and second capacitor banks ( ). The first and second capacitor banks ( ) each comprise a plurality of capacitors ( ) coupled to the resonator ( ) through respective switching devices ( ) that may be selectively enabled. The switches ( ) are selectively enabled to couple a desired set of said capacitors ( ) to said resonator ( ). At least one of the switches ( ) is controlled with a clock signal having a programmable duty cycle from a sigma-delta modulator ( ) to enable at least one of said capacitors ( ) during a first phase of the clock signal and disable that capacitor ( ) during a second phase of the clock signal.

Numerically controlled variable oscillator

This invention relates to a high-resolution digital/analogue converter intended in particular for the tuning of a voltage-controlled quartz oscillator. This converter comprises a first second-order Sigma-Delta modulator (1) to the output of which is connected the input of a second Sigma-Delta modulator (9) producing a single bit at its output and a digital/analogue conversion circuit (13). The circuit of the converter furthermore comprises means for filtering the high-frequency components of the signal undergoing processing so as to obtain a quasi-stable D.C. voltage source with a high resolution. This invention is applicable to any voltage-controlled system having large inertia, and in particular, voltage-controlled quartz oscillators and transducers.

Simple high resolution monolithic DAC for the tuning of an external VCXO

The method includes generating a binary signal (S4A to S4D) which is time modulated. To do this, an alternating signal (S1) is compared with a known cyclical signal (S5) and a threshold signal. There is measured the durations between the transitions of the modulated signal by means of a high speed clock and by means of counting in the positive and negative directions of the clock pulses for one or more periods of the signal under examination. If, after counting, a residual value is found, one generates a binary signal representing the transition.

Growing community of inventors

Roquefort les Pins, France

Yves Leduc