Hitachi, Ltd.

Yuuji Saeki

Shiro Oishi

Toshikazu Yasue

Tetsuo Oura

Yoshinori Watanabe

Osamu Kunisaki

Shiro Ohishi

Tosikazu Yasue

An information processing system is disclosed which includes an information processing apparatus having a plurality of slots on which a plurality of types of adapters can be mounted. Each type of the adapters has not its own address allocated by the system but will have, when mounted on any one of the slots, an address defined by the slot on which the adapter is actually mounted. In determining the system configuration, a processor accesses the addresses allocated to the slots sequentially and will receive adapter ID's from the adapters mounted on the slots.

Processing system and method for allocating address space among adapters

An ISDN communication controller or a multi-circuit communication controller is implemented in a sheet of communication adapter board. For each channel or circuit, a dedicated subprocessor section conducts communication processing. In each subprocessor section, a local bus is disposed to connect a CPU, a serial controller, and an RAM. In a main processor section controlling the subprocessors, a local bus is employed to connect a CPU, an RAM, and an ROM. In a system processor section exclusively achieving information processing, a system bus is used to connect a CPU and a main memory. The local buses are connected via respective controllers to an upper-level local bus. A shared RAM is connected via a controller to the upper-level local bus and the system bus. The controllers of the subprocessor sections translate addresses to be outputted from the main processor section to the upper-level local bus to supply translated addresses to the respective local bus.

Multi-channel/multi-circuit communication controller

A terminal controller detects state of a plurality of terminal devices by polling system, and the detected state is in a terminal management table possessed by the terminal controller and each terminal device, and the communication processing is performed corresponding to the table content. The terminal controller and each terminal device comprise respectively a main processor connected through a bus to a main memory and a communication control adapter. The communication control adapter is composed of a local processor, a local memory and a communication data send/receive circuit, and terminal management table region is provided on the main memory and the local memory. The local processor executes management of the terminal management table, and rewrites the terminal management information on the local memory and at the same time transfers the terminal management information onto the main memory by the DMA function provided on the communication control adapter.

Communication processing system in which communication by terminals is

Growing community of inventors

Hadano, Japan

Yuuji Saeki