Panasonic Intellectual Property Corporation of America

Otsuka Pharmaceutical Company, Limited

Kaneka Corporation

Nissan Motor Company Limited

Panasonic Intellectual Property Management Co., Ltd.

Kyocera Document Solutions Inc.

Otsuka Chemical Co., Ltd.

Intellectual Property Corporation of America

I. Otsuka Pharmaceutical Co., Ltd.

Yusuke Kato

Takahiro Nishi

Tadamasa Toma

Kiyofumi Abe

Chong Soon Lim

Hai Wei Sun

Han Boon Teo

Jing Ya Li

Chu Tong Wang

Che-Wei Kuo

Che Wei Kuo

Virginie Drugeon

Takakuni Matsuda

Yasuhiro Menjo

Keigo Yamada

Ru Ling Liao

Masato Ohkawa

Hideo Saitou

Takahiro Tomoyasu

Satoshi Oku

Jun Ozawa

Tsuyoshi Inoue

Yoshio Shimoida

Kazumi Kondo

Shin Miyamura

Takashi Kikuchi

Hiroyuki Motoyama

Masahiro Kojima

Norihisa Waki

Yuso Tomohira

Takashi Ito

Yasuyuki Tanaka

Shiho Inoue

Fumitaka Goto

Akiko Waki

Yuji Muroya

Yasushi Nishikawa

Masato Kusakabe

Shigeo Ibuka

Makoto Kutsumizu

Ryutaro Mukai

Makoto Komatsu

Hiroyuki Ogino

Rohith Mars

Takashi Hayashi

Yusuke Ohta

Gentaro Kano

Kazuki Miyatake

Satoshi Shimizu

Muneki Yamada

Takao Taki

Kazuaki Kakehi

Yasuo Koga

Hiroaki Asai

Keisuke Wakabayashi

Masami Yanagida

Yoko Sakamoto

Seiji Ishimoto

Tomohisa Matsuno

Naohiro Hayashi

Junji Takaba

Minoru Kashimoto

Satoru Nakazato

Atsushi Azuma

Wakako Hirano

Kazunari Izumi

Masaru Nishida

An encoder, includes: memory; and circuitry coupled to the memory, in which in a first encoding process, the circuitry quantizes a current block using a first quantization matrix in both of a first case where the circuitry performs primary transform and the circuitry does not perform secondary transform and a second case where the circuitry performs both the primary transform and the secondary transform, in a second encoding process, the circuitry quantizes the current block using a second quantization matrix in a third case where the circuitry performs primary transform and the circuitry does not perform secondary transform, and in a third encoding process, the circuitry quantizes the current block without using a quantization matrix in both of a fourth case where both the primary transform and the secondary transform are skipped and a fifth case where both the primary transform and the secondary transform are performed.

Encoder, decoder, encoding method, and decoding method

An encoder that includes memory and circuitry coupled to the memory. The circuitry encodes a slice into one or more data access regions in a variable length encoding process. The circuitry encodes one or more offsets into a slice header, based on a flag written into a sequence header and a total number of the one or more data access regions. The one or more offsets each specify a head position of a corresponding one of the one or more data access regions in a bitstream. When the flag indicates that the one or more offsets are to be encoded and the total number is at least two, the one or more offsets are encoded. The flag switches between encoding and not encoding the one or more offsets regardless of whether the total number is at least two.

An encoder: generates, in an inter prediction mode, a first prediction image of a current block to be processed, based on a derived motion vector; and generates a final prediction image of the current block by applying an update process to the first prediction image. Candidates for the update process include a first process and a second process. The first process is a BDOF process. The second process is a process of mixing the first prediction image with a second prediction image generated in intra prediction for the current block. In the applying of the update process, the first process and the second process are mutually exclusively applied.

An encoder including circuitry and memory coupled to the circuitry. In both of a first case where an orthogonal transform is performed and a second case where the orthogonal transform is skipped, when a number of CABAC processes is within an allowable range, the circuitry: encodes a plurality of coefficient information flags by CABAC; and encodes a remainder value of the coefficient; and when the number of CABAC processes is not within the allowable range, the circuitry: skips the encoding of the plurality of coefficient information flags, wherein in the first case, the circuitry: converts the coefficient to a second coefficient by using a poszero value that is determined using a plurality of surrounding coefficients; and encodes a value of the second coefficient, and wherein in the second case, the circuitry: encodes the value of the coefficient.

An encoder includes memory and circuitry coupled to the memory. The circuitry stores a total number of temporal sub-layers in a bitstream Into either a picture timing supplemental enhancement information (SEI) message or a buffering period SEI message, and encodes the total number of the temporal sub-layers.

An encoder including circuitry and memory coupled to the circuitry. In a second type of residual coding among a first type of residual coding where an orthogonal transform is applied to a current block and the second type of residual coding where the orthogonal transform is skipped for the current block, wherein a first syntax used for the first type of residual coding is different from a second syntax used for the second type of residual coding, the circuitry: in a first loop process, derives a context index by using at least one of a plurality of surrounding coefficients; and encodes a plurality of coefficient information flags by CABAC with the derived context index; and in a second loop process of the plurality of loop processes, encodes a plurality of absolute value flags by CABAC with another context index.

Encoder for encoding a plurality of coefficient information flags and encoding a plurality of absolute value flags

An encoder includes circuitry, and memory coupled to the circuitry. The circuitry, in operation, for each of a plurality of sub-bitstreams having mutually different frame rates, encodes identification information into a header of a bitstream including the plurality of sub-bitstreams, the identification information indicating a temporal ID that is an identifier of a temporal layer related to a temporal scalability and corresponds to the sub-bitstream, and encodes level information indicating a conformance level of the sub-bitstream.

Encoder for encoding information of sub-bitstreams having mutually different frame rates

An encoder that switches whether or not to store a first parameter included in hypothetical reference decoder (HRD) parameters related to a decoding unit into a buffering period supplemental enhancement information (SEI) message according to a second flag stored into the buffering period SEI message. The second flag indicates whether or not the HRD parameters related to the decoding unit are present, and a value of the second flag being equal to a value of a first flag stored in a sequence parameter set. The first flag indicates whether or not the HRD parameters are present.

Encoder that switches whether or not to store a first parameter into a buffering period supplemental enhancement information message according to a flag

Provided is an encoder including: circuitry; and memory coupled to the circuitry, in which the circuitry: derives a prediction residual indicating a difference between a current block and a prediction image of the current block; performs primary transform on the prediction residual, and performs secondary transform on a result of the primary transform; performs quantization on a result of the secondary transform; and encodes a result of the quantization. In the performing of the secondary transform, when a matrix weighted intra prediction included in intra prediction and having prediction modes is used, the circuitry uses, as a transform set for the secondary transform, a common transform set shared among the prediction modes. The matrix weighted intra prediction generates the prediction image by performing matrix calculation on a pixel sequence obtained from pixel values of surrounding pixels of the current block.

An encoder includes circuitry and memory. The circuitry, in operation, generates a first coefficient value by applying a CCALF (cross component adaptive loop filtering) process to a first reconstructed image sample of a luma component. The circuitry generates a second coefficient value by applying an ALF (adaptive loop filtering) process to a second reconstructed image sample of a chroma component. The circuitry generates a third coefficient value by adding the first coefficient value to the second coefficient value, and encodes a third reconstructed image sample of the chroma component using the third coefficient value. In the CCALF process, in response to a coordinate of the second reconstructed image sample being (x, y), coordinates of the first reconstructed image samples are (2x, 2y−1), (2x−1, 2y), (2x, 2y), (2x+1, 2y), (2x−1, 2y+1), (2x, 2y+1), (2x+1, 2y+1), and (2x, 2y+2).

System and method for video coding

An encoder that encodes a current block to be encoded in an image is provided. The encoder includes: processor; and memory coupled to the processor, in which, in operation, the processor: generates a first prediction image based on a motion vector, the first prediction image being an image with full-pel precision; generates a second prediction image using an interpolation filter by interpolating a value at a fractional-pel position between full-pel positions included in the first prediction image; and encodes the current block based on the second prediction image, and in the using of the interpolation filter, the interpolation filter is switched between a first interpolation filter and a second interpolation filter differing in a total number of taps from the first interpolation filter.

Method of transmitting a bitstream including an encoded signal and syntax information to which a decoder performs a decoding method of decoding a current block based on a prediction image generated using an interpolation filter

An encoder includes memory and circuitry which: (i) encodes an image block; (ii) when encoding the image block: binarizes coefficient information indicating coefficients of the image block; and controls whether to apply arithmetic encoding to a binary data string obtained by binarizing the coefficient information; and (iii) when binarizing the coefficient information: binarizes the coefficient information according to a first syntax structure when arithmetic encoding is applied to the data string and a predetermined condition is not satisfied; binarizes the coefficient information according to a second syntax structure when arithmetic encoding is applied to the data string and the predetermined condition is satisfied; binarizes the coefficient information according to the second syntax structure when no arithmetic encoding is applied to the data string; and subtracts 1 from a value of an initial non-zero coefficient when no arithmetic encoding is applied to the data string when encoding the image block.

An image encoder is provided including circuitry and a memory coupled to the circuitry. The circuitry, in operation, responds to a size of a block satisfying a size condition by generating a prediction image using a prediction mode selected from a plurality of prediction modes. The plurality of prediction modes include a first prediction mode in which a prediction process uses a motion vector and a reference block in a same picture as the block. The circuitry encodes the block using the prediction image.

Image encoder, image decoder, image encoding method, and image decoding method

An encoder includes circuitry and memory. The circuitry, in operation, generates a first coefficient value by applying a CCALF (cross component adaptive loop filtering) process to a first reconstructed image sample of a luma component. The circuitry generates a second coefficient value by applying an ALF (adaptive loop filtering) process to a second reconstructed image sample of a chroma component. The circuitry generates a third coefficient value by adding the first coefficient value to the second coefficient value, and encodes a third reconstructed image sample of the chroma component using the third coefficient value. The circuitry determines a first parameter having the same value for Cb component and Cr component of the chroma component. The circuitry determines, using the first parameter, a model of entropy coding from a plurality of models. The circuitry performs, using the model, the entropy coding of a second parameter of the CCALF process.

Growing community of inventors

Osaka, Japan

Yusuke Kato