Cadence Design Systems, Inc.

Yumi Monma

Amit Verma

Georgia Penido Safe

Vincent Gregory Reynolds

Mirlaine Aparecida Crepalde

David Spatafore

Felipe Althoff

Suyash Kumar

Fernanda Augusta Braga

Lucas Martins Chaves

Mariana Ferreira Marques

Stefano Mano

Devank Jain

Pedro Bruno Neri Silva

Methods and systems for providing concise data for analyzing checker completeness, in the context of formal verification analysis of circuit designs. The methods and systems concisely report information useful to a human user (e.g., circuit designer or verification engineer) for efficiently determining what manual action should be taken next to resolve holes in verification coverage. The reported information can include lists of signals on which checkers can be written, which lists can be ranked, can be limited to a subset of interest signals, and can include corresponding cover items for each reported interest signal. The present systems and methods thereby improve on reporting provided to the user, permitting the user to more quickly advance a formal verification process toward full coverage of the relevant portions of a circuit design.

Providing concise data for analyzing checker completeness

Methods and systems are disclosed for optimizing compilation efforts for design debug based on formal analyses. The method includes accessing a circuit design, automatically determining a segment as being a design region of interest, identifying a behavior within the segment for performing at least one verification test, compiling the segment without compiling a remainder of the circuit design, and providing performance indicators corresponding to the behavior within the segment based on the segment as compiled.

Formal analysis methods for debug compilation

The present disclosure relates to a method for electronic design verification. Embodiments may include receiving, using a processor, an electronic design and providing at least a portion of the electronic design to a machine learning engine. Embodiments may further include automatically determining, based upon, at least in part, an output of the machine learning engine whether or not the at least a portion of the electronic design is amenable to formal verification.

System, method, and computer program product for determining suitability for formal verification

Growing community of inventors

Minas Gerais, Brazil

Yumi Monma