Wuhan China Star Optoelectronics Technology Co., Ltd.

Shenzhen China Star Optoelectronics Technology Co., Ltd.

Yuanfu Liu

Pinquan Xu

A common electrode of a display panel is disclosed. The common electrode is located at a side of a gate driving device of the display panel, and the common electrode includes multiple main trunk electrodes arranged sequentially along a row direction, along the row direction, from a side closed to the gate driving device to a side away from the gate driving electrode, in adjacent two main trunk electrodes, a common voltage on a previous main trunk electrode is less than or equal to a common voltage on a next main trunk electrode, and a common voltage of a first main trunk electrode is less than a common voltage on a last main trunk electrode. The present invention can reduce the uneven display caused by RC delay on the transmission of the scanning signal.

Display panel and common electrode of the same

An array substrate is disclosed. The array substrate includes a semiconductor active layer, a gate insulation layer, a first metal layer, an interlayer dielectric layer, a second metal layer, a planarization layer and a passivation layer sequentially disposed on a base substrate; wherein the array substrate is provided with a row driving unit, including a capacitor structure; wherein the capacitor structure includes a first capacitive plate formed in the semiconductor active layer, a second capacitive plate formed in the first metal layer and a third capacitive plate formed in the second metal layer; and wherein projections of the first capacitive plate and the second capacitive plate on the base substrate are partially overlapped, projections the second capacitive plate and the third capacitive plate on the base substrate are partially overlapped and the third capacitive plate is electrically connected to the first capacitive plate through a first via hole.

Array substrate, liquid crystal panel and liquid crystal display device

A manufacturing method of a TFT substrate uses a top gate structure and the entire process can be completely done with seven masks. The number of masks used is reduced. The manufacturing process of a TFT substrate is simplified. Product yield can be increased to effectively improve productivity. Heavy and light ion doping can be simultaneously achieved with one single doping operation so that manufacturing cost can be reduced. By subjecting two ends of a semiconductor pattern to heavy ion doping to form a source electrode and a drain electrode, the manufacturing steps can be reduced and the source electrode and the drain electrode so formed do not need to extend through a via hole formed in an interlayer dielectric layer to contact the two ends of the active layer thereby effectively reducing contact resistance and improving product yield. Also provided is a TFT substrate manufactured with the method.

TFT substrate and manufacturing method thereof

An electrostatic protection circuit of a display panel includes a first P-type thin film transistor having a gate connected to a high potential electrostatic output line and a drain connected to a high potential electrostatic output line, a second P-type thin film transistor having a gate connected to a high potential electrostatic output line and a drain connected to a source of the first P-type thin film transistor, and a source connected to the electrostatic signal input line; a first N-type thin film transistor having a gate connected to the low potential electrostatic output line, and a drain connected to the low potential electrostatic output line; a second N-type thin film transistor having a gate connected to the low potential electrostatic output line and a drain connected to the source of the first N-type thin film transistor, and a source connected to the electrostatic signal input line.

Electrostatic protection circuit of display panel and display panel

A GOA driving panel is disclosed. The GOA driving panel includes an active area and a non-active area arranged at two opposite sides of the active area. The non-active area is provided with a plurality of GOA driving units, and each GOA driving unit is connected with one corresponding scanning line in the active area for outputting a scanning signal to the scanning line. The non-active area is further provided with a plurality of signal waveform delay units, and each signal waveform delay unit is arranged between a GOA driving unit and a corresponding scanning line.

GOA driving panel

The present disclosure provides an array substrate, the array substrate includes a plurality of array blocks arranged at intervals, wherein each array block includes a plurality of sub-array substrates arranged at intervals, at least one of a periphery of the array substrate, a periphery of the array block, and a periphery of the display area of the sub-array substrate is arranged with an electrostatic protection structure, the electrostatic protection structure is a transparent metal oxide wire, or a metal wire and a transparent conductive metal oxide wire arranged in layers. The existence of the electrostatic protection structure can effectively shield the outside static electricity. The disclosure also provides a liquid crystal display panel adopting the array substrate.

Array substrate and liquid crystal display panel

A manufacturing method of a TFT substrate uses a bottom gate structure and the entire process can be completely done with seven masks. The number of masks used is reduced. The manufacturing process of a TFT substrate is simplified. Product yield and increase productivity are effectively improved. By subjecting two ends of a semiconductor pattern to heavy ion doping to form a source electrode and a drain electrode, the manufacturing steps can be reduced and the source electrode and the drain electrode so formed do not need to extend through a via hole formed in an interlayer dielectric layer to get in connection with the two ends of the active layer so as to effectively reduce contact resistance and improve product yield. Also provided is a TFT substrate manufactured with the method.

A GOA driving panel is disclosed. The GOA driving panel includes a plurality of GOA driving units and a plurality of output capacitors. Each output capacitor is arranged between a GOA driving unit and a corresponding scanning line so that an output waveform of a row scanning signal output by the GOA driving unit is a delay waveform. In the GOA driving unit, a difference among feedback voltages of pixel units in different active areas of the panel can be effectively reduced, whereby image flicker of the panel can be alleviated, and display quality thereof can be improved.

A manufacturing method of a display panel disclosed by the invention includes: providing a substrate, the substrate having a first metal layer disposed thereon, the substrate including a first display region and a first peripheral region, the first metal layer covering the first display region and the first peripheral region; laying a photoresist layer on the first metal layer to form a first half-finished plate; exposing and developing the first half-finished plate to form a second half-finished plate with first and second preset patterns; etching and stripping the second half-finished plate to form a first preset metal wire group on the first display region and form a second preset metal wire group on the first peripheral region. The invention can significantly reduce the occurrence of electrostatic discharge phenomenon during the manufacturing process of a display panel and thus the yield of the display panel can be greatly improved.

Manufacturing method of display panel

The present invention discloses an array substrate, comprising a first storage capacitor and a second storage capacitor, and the first storage capacitor and the second storage capacitor are coupled in parallel to form a total storage capacitor of the array substrate to increase the total storage capacitor of the array substrate, so as to avoid the issues of the cross talk and the image residue due to the over small total storage capacitor for promoting the quality of the array substrate. The present invention further discloses a display panel utilizing the array substrate and a liquid crystal display panel utilizing the array substrate.

Array substrate, display panel and liquid crystal display device

Provided is a TFT array substrate, which increases the area of a drain electrode of a TFT within a light-shielding zone to have the drain electrode overlapping a portion of a horizontal projection of a common electrode, wherein the drain electrode and the common electrode constitute a first storage capacitor and a pixel electrode and the common electrode constitute a second storage capacitor. The pixel electrode and the drain electrode are electrically connected and thus are of the same potential. The first storage capacitor and the second storage capacitor are connected in parallel and collectively form a storage capacitor such that the storage capacitor has a capacity that is equal to the sum of capacities of the first storage capacitor and the second storage capacitor, whereby, without reducing aperture ratio, the capacity of the storage capacitor is increased, crosstalk and image sticking are alleviated, and product display quality is enhanced.

TFT array substrate

An array substrate and a fabricating method thereof are disclosed. The array substrate has a transparent substrate, a buffer layer, a first/second gate pattern, a transparent insulating layer and a first/second polysilicon pattern. The buffer layer is located on first/second portions of the transparent substrate. The first/second gate patterns are formed on the buffer layer and located respectively on the first/second portions. The transparent insulating layer covers the first/second gate patterns and the buffer layer. The first/second polysilicon patterns are formed on the transparent insulating layer, and have neighboring first/second regions and neighboring third/fourth regions; the second/fourth regions are first/second lightly doped polysilicon regions respectively; the first region and the first gate pattern have an identical first patterning shape; and the third region and the second gate pattern have an identical second patterning shape. The array substrate has a simple process, low producing cost, and high product yield.

Growing community of inventors

Wuhan, China

Yuanfu Liu