Taiwan Semiconductor Manufacturing Comp. Ltd.

Yu-Nan Shih

Wei Chih Chen

Ying-Yu Hsu

Shu-Chun Yang

Chien-Chun Tsai

A amplifier circuit in some embodiment includes a differential amplifier have a pair of current sources. Each of the current sources includes two or more current-generating transistors and respective switching transistors, which can be turned on and off by a gain input code to tune the gain of the amplifier. A common-mode controller includes a similar pair of current sources as the differential amplifier. The common mode controller receives a common-mode signal of the input signal and a common-mode gain input code, and maintains the common-mode gain of the amplifier circuit when the differential gain changes. The amplifier circuit is switchable between a buffer mode and an equalizer mode.

Tunable gain amplifier

A clock and data recovery (CDR) device is disclosed. The CDR device comprises a sensing unit and an interpolator. The sensing unit is configured to detect a data center, a left data edge and a right data edge of a data on a data stream in a communication system, using a set of thresholds, in response to a first clock signal for sampling the data center, a second clock signal for sampling the left data edge and a third clock signal for sampling the right data edge. Each of the thresholds is related to a different level among data levels of the data. The interpolator is configured to generate the first clock signal based on information on the data center, and generate the second clock signal and the third clock signal based on information on the left and right data edges.

Method and system for clock and data recovery (CDR)

An integrated circuit structure includes a two-tier die including a first tier and a second tier over and bonded to the first tier. The first tier includes a first substrate including a semiconductor material, an active device at a surface of the first substrate, and a first interconnect structure over the first substrate, wherein the first tier is free from passive devices therein. The second tier includes a second substrate bonded to and in contact with the first interconnect structure, and a second interconnect structure over the second substrate, wherein metal lines in the second interconnect structure are electrically coupled to the first interconnect structure. The second tier further includes a plurality of through-vias penetrating through the second substrate, wherein the plurality of through-vias lands on metal pads in a top metal layer of the first interconnect structure, and a passive device in the second interconnect structure.

Integrated circuit structure with active and passive devices in different tiers

A device is disclosed that includes a driver circuit and a control circuit. The driver circuit is configured to provide an output signal according to an input signal, and operated with a first voltage and a second voltage. The driver circuit includes a pull up unit and a pull down unit configured to pull up and pull down a voltage level of the output signal, respectively. The control circuit is configured to selectively enable one of the pull up unit and the pull down unit according to the input signal, so as to adjust the voltage level of the output signal. The control circuit is further configured to drive the enabled one of the pull up unit and the pull down unit in a voltage mode or a current mode selectively according to the voltage level of the output signal, the first voltage and the second voltage.

Supply boost device

A circuit includes a first power node that carries a first supply voltage having a first voltage level and a second power node that carries a second supply voltage having a second voltage level less than the first voltage level. A voltage driver has a first plurality of transistors, an input node for an input signal, and an output node, and a current driver has a second plurality of transistors. The current driver injects or extracts an adjustment current into or out of the output node. The first plurality of transistors and the second plurality of transistors electrically couple the output node and the current driver to the first power node in response to the input signal being at a first logic state, and electrically decouple the output node and the current driver from the first power node in response to the input signal being at a second logic state.

Transmitter having voltage driver and current driver

A circuit includes a first power node at a first voltage level, a second power node at a second voltage level, a first voltage driver, a first current driver, and a control unit. The first voltage driver is configured to electrically couple a first output node to the first power node when a first input signal at the first input node is at a first logic state, and electrically couple a first output node to the second power node when the first input signal is at a second logic state. The first current driver is configured to inject or extract a first adjustment current into or out of a first output node. The control unit is configured to generate a measurement result of the first voltage level, and to set the first adjustment current according to the measurement result.

A voltage mode driver system includes a plurality of VMD cells, a plurality of auxiliary cells, a control logic and an output node. The plurality of VMD cells are configured to generate a first output. The plurality of VMD cells are configured to generate a calibrated effective resistance at different signal levels according to a calibration signal. The plurality of auxiliary cells are configured to generate a second output. The output node combines the first output and the second output into a driver output. The control logic is configured to control the plurality of auxiliary cells and the second output according to a selected level. The plurality of VMD cells may be configured to generate a calibrated effective resistance at different signal levels according to a calibration signal. A calibration component is configured to determine a voltage dependence effect and to generate a calibration signal according to the determined voltage dependence effect.

Systems and methods for multi-level termination calibration for voltage mode drivers

A voltage mode driver circuit includes a plurality of VMD cells and a calibration component. The plurality of VMD cells are configured to generate a calibrated emphasis level according to a calibration signal. The calibration component is configured to determine a voltage dependence effect. Additionally, the calibration component is configured to generate the calibration signal according to the determined voltage dependence effect.

Growing community of inventors

Taichung, Taiwan

Yu-Nan Shih