Industrial Technology Research Institute

Taiwan Semiconductor Manufacturing Comp. Ltd.

Yu-Hua Chung

Tai-Jui Wang

Chieh-Wei Feng

Tzu-Yang Ting

Cheng-Hung Yu

Ming-Huan Yang

Yen-Ting Wu

Wei-Han Chen

Hsiao-Chiang Yao

Tsu-Chiang Chang

Chien-Hsun Chu

Jui-Wen Yang

Chien-Chou Tseng

Hsin-Cheng Lai

Provided is a semiconductor package structure including a redistribution layer (RDL) structure, a chip, an electronic device and a stress compensation layer. The RDL structure has a first surface and a second surface opposite to each other. The chip is disposed on the first surface and electrically connected to the RDL structure. The electronic device is disposed in the RDL structure, electrically connected to the chip, and includes a dielectric layer disposed therein. The stress compensation layer is disposed in or outside the RDL structure. The dielectric layer provides a first stress between 50 Mpa and 200 Mpa in a first direction perpendicular to the second surface, the stress compensation layer provides a second stress between 50 Mpa and 200 Mpa in a second direction opposite to the first direction, and the difference between the first stress and the second stress does not exceed 60 Mpa.

Semiconductor package structure

A system in package structure and an electrostatic discharge protection structure thereof are provided. The electrostatic discharge protection structure includes a redistribution layer and a first transistor array. The redistribution layer has a first electrode and a second electrode. The first transistor array is coupled to a pin end of at least one integrated circuit, the first electrode and the second electrode. The first transistor array has a plurality of transistors. A plurality of first transistors of the transistors are coupled in parallel, and a plurality of second transistors of the transistors are coupled in parallel. The first transistors and the second transistors are configured to be turned on for dissipating an electrostatic discharge current.

System in package structure for perform electrostatic discharge operation and electrostatic discharge protection structure thereof

An electrostatic discharge (ESD) protection apparatus and an integrated passive device (IPD) with capacitor(s) are provided. The ESD protection apparatus includes a transistor, an impedance, and a capacitor disposed in a redistribution layer (RDL) structure of a package. The first terminal and the second terminal of the transistor are respectively coupled to a first power rail and a second power rail of the RDL structure. A first terminal of the impedance is coupled to the first power rail. A second terminal of the impedance is coupled to a control terminal of the transistor. A first terminal of the capacitor is coupled to the second terminal of the impedance. A second terminal of the capacitor is coupled to the second power rail.

Electrostatic discharge protection apparatus and integrated passive device with capacitors

A panel to be plated is provided. The panel includes a substrate and an electric field compensation structure. The substrate includes a plurality of units to be plated each including a first pattern to be plated. The electric field compensation structure is disposed on the substrate. The electric field compensation structure includes a second pattern to be plated surrounding at least one of the units to be plated. A ratio of an area of the first pattern to be plated of the units to be plated to an area of the second pattern to be plated of the electric field compensation structure is in a range from 1:0.07 to 1:0.3.

Panel to be plated, electroplating process using the same, and chip manufactured from the same

A swimming posture correction method and a swimming posture correction system, adapted for a computing apparatus to correct a swimming posture of a swimmer using at least two gravity sensors, are provided. The gravity sensors are respectively disposed at ends of at least two limbs of the swimmer performing a relative stroke action. In the method, body parameters of the swimmer are obtained and a reference index of coordination for implementing a swimming posture suitable for the body parameters is captured. A stroke of the limb is monitored using the gravity sensors to obtain a timing diagram of the limbs performing a stroke promotion action. Then, an index of coordination of the swimmer is calculated by analyzing the timing diagram and compared with the reference index of coordination so as to prompt for correcting the swimming posture according to a comparison result.

Swimming posture correction method and swimming posture correction system

A semiconductor device is provided to include a flexible substrate, a barrier layer, a heat insulating layer, a device layer, a dielectric material later and a stress absorbing layer. The barrier layer is disposed on the flexible substrate. The heat insulating layer is disposed on the barrier layer, wherein the heat insulating layer has a thermal conductivity of less than 20 W/mK. The device layer is disposed on the heat insulating layer. The dielectric material layer is disposed on the device layer, and the dielectric material layer and the heat insulating layer include at least one trench. The stress absorbing layer is disposed on the dielectric material layer, and the stress absorbing layer fills into the at least one trench.

Growing community of inventors

Pingtung County, Taiwan

Yu-Hua Chung