Cadence Design Systems, Inc.

Yu-Fang Chung

Ankush Sood

Kai Zhu

David John Seibert

Tsuwei Ku

Huey-Yih Wang

Hua Song

In one embodiment of the invention, a method of synthesizing physical gates from register transfer logic code for an integrated circuit design is disclosed. The method includes reading a register transfer level (RTL) input file describing an integrated circuit design; parsing and translating the RTL input file into a plurality of Boolean logic equations; translating the plurality of Boolean logic equations into a plurality of logic primitives; placing the plurality of logic primitives into a floorplan of the integrated circuit design, wherein the placement of the plurality of logic primitives defines wire interconnects; and optimizing each of the plurality of Boolean logic equations in response to wire costs and wire timing delays.

Growing community of inventors

Cupertino, CA, United States of America

Yu-Fang Chung