Samsung Display Co., Ltd.

Youngsuk Jung

Kyunho Kim

Jongjae Lee

Yu-Chol Kim

JiYe Lee

Yoonsik Park

Hyehyun Jeong

A clock generation circuit includes: a clock generator to receive a gate pulse signal and to generate at least one gate clock signal corresponding to the gate pulse signal; an over-current protector to detect a current level of the at least one gate clock signal, and to output a shutdown enable signal and at least one switching signal corresponding to the detected current level; and a switching unit including at least one switching device to output the gate pulse signal as the at least one gate clock signal. The clock generator is to generate the at least one gate clock signal in response to the shutdown enable signal, and the at least one switching device is to transmit the gate pulse signal as the at least one gate clock signal in response to the at least one switching signal.

Growing community of inventors

Iksan-si, South Korea

Youngsuk Jung