Other

Young-soo Shin

Byung-Ho Min

Young-hoon Chang

Ki-Young Choi

A bus encoding/decoding apparatus and method for a low power digital signal processor (DSP), which uses a narrow data bus, is provided. The apparatus for encoding n bits of data of a data bus, includes a conditional inverting unit for inverting each of (n&minus;1) lower bits of n data when the most significant bit of the n bits of data is 1, a storage unit for storing the last n bits of data which is output to the bus, and a first exclusive OR operating unit for performing a bitwise exclusive OR operation on the lower (n&minus;1) bits or data, which has been inverted by the conditional inverting unit, and the lower (n&minus;1) bits of the n data, which has been stored in the storage unit, wherein the most significant bit of the n bits of data and (n&minus;1) bits of data, which is obtained as the result of the bitwise exclusive OR operation performed by the first exclusive OR operating unit, are output. Accordingly, interface problems with a core and overhead for an additional circuit can be reduced by removing the additional circuit for determining whether to invert data and an extra line, which are used in the conventional BI and BITS coding methods, thereby decreasing the power consumption and the area of a chip.

Growing community of inventors

Seoul, South Korea

Young-soo Shin