Matsushita Electric Industrial Co., Ltd.

Nippon Hoso' Kyokai

Yoshio Hirauchi

Yoshinori Amano

Misao Kato

Mari Kimura

Yuichi Ninomiya

Hiromu Kitaura

Yoshimichi Ohtsuka

Yoshinori Izumi

Kunihiko Hontani

Isao Kawahara

Mitsuo Isobe

An image processor produces a cross-faded image from first and second image data and first and second control data. The cross-faded image corresponds to a product of the first image data and the first control data and a product of the second image data and the second control data. The image processor includes a first address generator which generates a first l-bit address signal made up of the upper (n-k.sub.1) bits of the first n-bit image data and the upper (m-k.sub.2) bits of the first m-bit control data. Similarly, a second address generator is provided which generates a second l-bit address signal made up of the upper (n-k.sub.1) bits of the second n-bit image data and the upper (m-k.sub.2) bits of the second m-bit control data. The number of bits l of each address signal is less than a sum of the bits n and m of each of the image data and control data. The first and second address signals are used to access a ROM which is used to generate corresponding first and second product data. The product data is summed to generate cross-faded image data.

Image processor for producing cross-faded image from first and second

A picture file system including a recording medium having a picture zone and a reduced picture zone divided therein. In a picture recording mode, a full-size picture data is recorded in the picture zone and a reduced picture of a predetermined data size corresponding to the full-size picture is recorded at a predetermined address in the reduced picture zone. In a picture retrieval mode, a plurality of the reduced pictures of the predetermined data size recorded at their predetermined addresses in the reduced picture zone are sequentially reproduced and displayed at the same time.

Picture file system

In an optical disc device including an optical disc, a device for selectively processing and recording on the optical disc analog and digital input signals includes analog modulation circuitry for receiving analog input signals and producing modulated analog output signals, block forming circuitry for receiving digital input signals, partitioning the digital input signals into sectors containing sector data, adding error code data to each sector, and producing sector data signals, and digital modulation circuitry for receiving the sector data signals, digitally modulating the sector data signals to suppress low-frequency components, encoding the sector data signals, and producing encoded modulated digital output signals. Selection circuitry receives an external signal indicative of whether the input signals are analog or digital input signals, selects one of the modulated analog output signals and the encoded modulated digital output signals based on the external signal, and produces a selection signal indicating which of the output signals is selected. Recording circuitry receives and amplifies the output signal selected by the selection circuitry, receives the selection signal from the selection circuitry, filters the amplified signal based on the selection signal, and records the amplified filtered signal on the optical disc.

Apparatus for selectively recording analog and digital data on an

A videodisc reproducing apparatus includes a pilot carrier extraction circuit for extracting a pilot carrier from a videodisc reproduced signal and a clock generating circuit. The clock generating circuit includes an analog/digital converter and a phase-locked loop oscillator for generating a sampling clock signal for the analog/digital converter, whereby the videodisc reproduced signal is converted into digital form in synchronism with the pilot carrier. A phase-shift circuit is provided for phase shifting the sampling clock signal and for applying a thus phase-shifted sampling clock signal to the analog/digital converter. A phase detecting circuit is provided for detecting a digital sampling phase of a synchronizing signal included in a MUSE signal of the videodisc reproduced signal which has been converted into digital form according to positional information in the synchronizing signal of the videodisc reproduced signal detected by a synchronizing signal detection circuit. The phase detecting circuit further detects whether the detected digital sampling phase is advanced or retarded with respect to a digital sampling phase of a specified normal MUSE signal. An up/down counter is provided for generating an address signal output according to an output of the phase detecting circuit to control the phase-shift circuit.

Videodisc reproducing apparatus

A clamp system for television signal comprises a first clamp device for clamping to a clamp control voltage supplied from an external source by a horizontal clamp pulse and a second clamp device for controlling the DC potential of the television signal by adding the externally-supplied control voltage to an input television signal. The first clamp device is used during the period requiring an early clamp start, and the second clamp device is operated under normal conditions.

Clamp system used for television signal

There is provided an apparatus for compensating a contour of a television signal in a TV signal processing apparatus in which a predetermined control signal including a field interpolation control signal to control an interpolating method when reconstructing by an interpolation an image signal which was band compressed by the sub-Nyquist sampling is time sharingly multiplexed for a blanking period, wherein a signal of a still area processed by a still image system processing circuit and a signal of an animation area processed by an animation image system processing circuit are mixed by a mixing circuit every pixel, when the mixed signal is used as an input signal to the subsequent circuits, the OR of the binary signal of the movement amount and the field interpolation control signal transmitted from the transmission side is calculated, the still and animation areas are distinguished by the OR signal, and a contour is emphasized by a two-dimensional contour compensating circuit for the signal in the animation area.

Growing community of inventors

Osaka, Japan

Yoshio Hirauchi