Centre National De La Recherche Scientifique

Universitè De Montpellier

Universite Montpellier 2

Centre National De La Recherche Scientifique Universite Montpellier 2

Yoann Guillemenet

Lionel Torres

Guillaume Prenat

Kholdoun Torki

The invention concerns a memory device comprising at least one memory cell comprising: a first transistor () coupled between a first storage node () and a first resistance switching element () programmed to have a first resistance; and a second transistor () coupled between a second storage node () and a second resistance switching element () programmed to have a second resistance, a control terminal of said first transistor being coupled to said second storage node, and a control terminal of said second transistor being coupled to said first storage node; and control circuitry () adapted to store a data value (D) at said first and second storage nodes by coupling said first and second storage nodes to a first supply voltage (V, GND), the data value being determined by the relative resistances of the first and second resistance switching elements.

Volatile/non-volatile memory cell

A memory device includes at least one memory cell having a first transistor coupled between a first storage node and a first supply voltage; a second transistor coupled between a second storage node and the first supply voltage and a single resistance switching element. Control terminals of the first and second transistors are coupled to the second and first storage nodes respectively. The single resistive switching element is coupled in series with the first transistor and is programmable to have one of first and second resistances. The first storage node is coupled to a first access line via a third transistor connected to said first storage node, and the second storage node is coupled to a second access line via a fourth transistor connected to the second storage node.

Compact volatile/non-volatile memory cell

The invention concerns a non-volatile memory element comprising: first and second transistors () forming an inverter () coupled between a first storage node () and an output () of the memory element; a third transistor () coupled between the first storage node () and a first supply voltage (GND, V) and comprising a control terminal coupled to said output; a first resistance switching element () coupled in series with said third transistor and programmed to have one of first and second resistances (R, R) representing a non-volatile data bit; a fourth transistor () coupled between said storage node () a second supply voltage (V, GND); and control circuitry () adapted to activate said third transistor at the start of a transfer phase of said non-volatile data bit to said storage node, and to control said fourth transistor to couple said storage node to said second supply voltage during said transfer phase.

Memory cell with volatile and non-volatile storage

The invention concerns a memory device comprising at least one memory cell comprising: first and second pairs of cross-coupled transistors; and a first resistance switching element () coupled between a first supply voltage (VDD, GND) and a first transistor of said first pair of transistors and programmed to have one of first and second resistances; and control circuitry adapted to store a data value (D) at said first and second storage nodes by coupling said first storage node to said second supply voltage (V, GND), the data value being determined by the programmed resistance of the first resistance switching element.

The invention concerns a memory device comprising at least one memory cell comprising: a first transistor () coupled between a first storage node () and a first supply line (GND, V); a second transistor () coupled between a second storage node and said first supply line (GND, V), control terminals of said first and second transistors being coupled to said second and first storage nodes respectively; a third transistor () coupled between said first storage node and a first access line (BL) and controllable via a first control line (WL); a fourth transistor () coupled between said second storage node () and a second access line (BLB) and controllable via a second control line; and a first resistance switching element () coupled in series with said first transistor and programmable to have one of first and second resistive states.

Growing community of inventors

Crest, France

Yoann Guillemenet