Samsung Electro-mechanics Co., Ltd.

Yo Sub Moon

Yoo Hwan Kim

Soo Woong Lee

Ki Sung Kwon

Sung Cheol Shin

Jin Taek Lee

Gyu Won Kim

Gyu Suck Kim

Jin Yong Kang

An apparatus for providing a bias current to a hall sensor includes: a bias provider configured to provide the bias current to the hall sensor; and a processor configured to produce a bias current control value based on a node voltage between the hall sensor and the bias provider, wherein the bias provider is configured to vary the bias current based on the bias current control value.

Apparatus for providing bias current to hall sensor

A slave device includes: a serial communications slave having an address designated for performing serial communications with a master; a single address determination pin configured to be, selectively, connected to a power terminal without being connected to a first external resistor, connected to a ground terminal without being connected through a second external resistor, connected to the power terminal through the first external resistor, or connected to the ground terminal through a second external resistor; and an address allocator configured to designate the address of the serial communications slave based on a plurality of state bits determined depending on a connection state of the single address determination pin.

Slave devices and slave apparatus for designating address using a single pin

An analog-digital conversion apparatus includes: an analog-digital converter (ADC) included in an integrated circuit (IC) and configured to operate based on a sampling clock constituting a portion of a plurality of clocks; and a driver included in the IC and configured to operate based on another portion of the plurality of clocks, and produce a driving signal based on a digital value output from the ADC. The ADC and the driver are synchronized with each other based on an interrupt request (Irq) of the IC.

Analog to digital conversion apparatus for providing digital value to driver

A hall sensor device includes: an amplifier configured to amplify a detection signal of a hall sensor; and a current supplier configured to provide a compensation current to a feedback line of the amplifier according to an offset of the detection signal, to cancel the offset.

Hall sensor device and optical image stabilization device

Provided is a metering device and a metering method. The metering device includes a Hall sensor configured to output a Hall voltage generated by a magnetic field generated from a power supply line, an analog-digital converter configured to receive a voltage signal between a minimum voltage value and a maximum voltage value to convert the voltage signal into a digital signal and output the digital signal, an output adjustment unit connected between the Hall sensor and the analog-digital converter, and configured to attenuate and output the Hall voltage when the Hall voltage output from the Hall sensor is larger than the maximum voltage value and output adjustment information that adjusted the Hall voltage, and a control unit connected to the analog-digital converter and the output adjustment unit, and calculate the digital signal output from the analog-digital converter and the adjustment information output from the output adjustment unit to calculate wattage.

Metering device and metering method

A phase frequency detector for improving in-band phase noise characteristics of a PLL is disclosed. The phase frequency detector compares a reference frequency with a division frequency created by dividing an output frequency of a voltage controlled oscillator (VCO) by a predetermined division ratio, creates a phase-difference signal corresponding to a phase difference between the reference frequency and the division frequency, and improves noise characteristics.

Phase frequency detector capable of improving noise characteristics

The invention provides a low divide ratio programmable frequency divider of a fractional-N type applied to a digital MOPLL tuner and a method thereof. In the invention, a divide ratio assigner assigns divide data as a main divide ratio and a pulse swallow value according to a first or a second dividing operation mode in response to a mode selection signal. A prescaler operates on the first or second divide operation mode in response to the mode selection signal. Also, a main counter divides a frequency from the prescaler by the main divide ratio. Further, a pulse swallow counter counts a clock of the main counter while outputting a pulse swallow signal to the prescaler. The pulse swallow signal has a swallow level if a counting value corresponds to the pulse swallow value, and a non-swallow level if the counting value does not correspond to the pulse swallow value.

Growing community of inventors

Suwon-si, South Korea

Yo Sub Moon