Samsung Electronics Co., Ltd.

Yen-Jo Han

Hee-jun Shim

Young-chul Cho

Jin-Sae Jung

Jae-Young Kim

Woong Seo

Soo-Jung Ryu

Tai-song Jin

Jin-Seok Lee

Yeon-Gon Cho

Seong-Hoon Jeong

Min-Wook Ahn

Moo-Kyoung Chung

Dong-Kwan Suh

Jin-sae Jung

An apparatus for generating a test case includes a constrained description generator configured to define a plurality of constrained verification spaces in a total verification space, and generate a constrained description for each of the plurality of constrained verification spaces; and a test case generator configured to generate a test case using the constrained description.

Apparatus and method for generating test cases for processor verification, and verification device

Exemplary embodiments disclose a method for generating an assertion based on a user program code. The method may include receiving a user program comprising at least one assertion directive, a compiled result of the user program, and architecture information of a processor, and generating, based on the compiled result of the user program and the architecture information of the processor, an assertion which states an operation that the processor needs to perform in accordance with a code of the user program indicated by each of the at least one assertion directive.

Apparatus and method for generating assertion based on user program code, and apparatus and method for verifying processor using assertion

An apparatus for detecting a source code error location in a mixed-mode program is disclosed. The apparatus may include a compiler, a mapping table generator, a simulator, a comparison data generator and an error location detector. The apparatus extracts low-level data while simulating a verification program and while simulating a reference program. The low-level data is mapped to mapping tables for a verification program and a reference program, and by comparing the tables it is determined if there is an error in the mixed-mode program and if so, where.

Apparatus and method for detecting location of source code error in mixed-mode program

An apparatus and method for routing data among multicores that is capable of reconfiguring the connection among the multicores are provided. The apparatus includes a configuration information generating unit and at least one switching unit. The configuration information generating unit is configured to generate configuration information that indicates a local network connection among the multicores based on a program counter received from each of the multicores. The at least one switching unit is configured to change a data transfer path among the multicores based on the configuration information.

Apparatus and method for routing data among multiple cores

A verification supporting apparatus and a verification supporting method of a reconfigurable processor is provided. The verification supporting apparatus includes an invalid operation determiner configured to detect an invalid operation from a result of scheduling on a source code, and a masking hint generator configured to generate a masking hint for the detected invalid operation.

Verification supporting apparatus and verification supporting method of reconfigurable processor

Growing community of inventors

Seongnam-si, South Korea

Yen-Jo Han