Texas Instruments Corporation

Yasutomo Matsuba

Akira Osamoto

Madhukar Budagavi

Vivienne Sze

Satoru Yamauchi

Yusuke Minagawa

A method and a video processor for preventing start code confusion. The method includes aligning bytes of a slice header relating to slice data when the slice header is not byte aligned or inserting differential data at the end of the slice header before the slice data when the slice header is byte aligned, performing emulation prevention byte insertion on the slice header, and combine the slice header and the slice data after performing emulation prevention byte insertion.

Method and apparatus for video encoding and/or decoding to prevent start code confusion

A method and apparatus for error detection. The method includes decoding slice header when a unit is a NAL unit, decoding a macroblock unit and detecting an end of slice flag setting indicating end of slice, decoding RBSP (Raw Byte Sequence Payload) trailing bits and determining if it is end of slice, and determining an error occurred when it is not end of slice. The apparatus configured to decoding via a digital processor a slice header when a unit is a NAL unit, decoding a macroblock unit and detecting an end of slice flag setting indicating an end of slice, decoding RBSP trailing bits and determining if it is the end of slice, and determining an error occurred when it is not end of slice.

Method and apparatus for error detection in CABAC

A method for detecting a resynchronization marker in an encoded MPEG-4 video bitstream is provided that includes computing a first candidate resynchronization marker length based on a first version of MPEG-4 Visual and the type of a video object plane (VOP) in the video bitstream, computing a second candidate resynchronization marker length based on a second version of MPEG-4 Visual and the type of the VOP, checking the video bitstream for a first valid resynchronization marker bit sequence using the first candidate resynchronization marker length, checking the video bitstream for a second valid resynchronization marker bit sequence using the second candidate resynchronization marker length, and detecting the resynchronization marker when a valid sequence of stuffing bits is present in the video bitstream after the macroblock boundary and either the first valid resynchronization marker bit sequence or the second valid resynchronization marker bit sequence is found in the video bitstream.

Detection of resynchronization markers when decoding an MPEG-4 bitstream

This invention is computer implemented method of encoding video data into a compressed form. Encoding each macroblock in a frame of video data stores Context based Adaptive Binary Arithmetic Coding (CABAC) data in first and second CABAC engine registers. Each macroblock is classified into either a first type having recoverable CABAC engine registers or a second type having non-recoverable CABAC engine registers. The method closes a slice of data if the current macroblock exceeds a slice data size limit. The method restores or re-encodes previous macroblock CABAC engine registers dependent upon the states of the previous macroblock and the macroblock before that.

CABAC macroblock rewind and end of slice creation to control slice size for video encoders

A method for accessing a plurality of devices by a system using a single communication port communicatively coupled with each respective device of the plurality of devices includes the steps of: (a) in no particular order: (1) ascertaining selected operating characteristics of the system; and (2) ascertaining selected operating characteristics of each respective device; (b) calculating operating parameters of the system operating with each respective device; (c) establishing a schedule for operating the system with each respective device; and (d) operating the system with each respective device according to the schedule.

Method and apparatus for accessing a plurality of devices using a single communication port

This invention is used in a real time system that includes a host processor, interface hardware and an external device controlled by the interface hardware. To maintain system real-time performance, handshake protocol between the external device and the interface hardware is automatic during command execution. This invention moves control of the external device to the host processor if a command doesn't finish before a host processor specified time limit. If command execution exceeds the time limit, the host processor controls the handshake protocols directly and sequentially. This prevents system breakdown caused by trouble at the external device.

Sequential device control with time-out function

An information storage and retrieval system () and method for operating same has a host device () and an information storage device (), which includes mass data storage means (), such as a DVD, a DVD RAM, CD-ROM, alone, or in combination. The information storage device () includes a cache memory () for holding data as it is being written to the mass data storage means (). The host device () is connected to the cache memory () to control a size of the cache memory that can be utilized to hold the data to be written to the mass data storage means (), to control, for instance, the flush, seek, busy, and/or overhead times of the information storage device ().

Growing community of inventors

Allen, TX, United States of America

Yasutomo Matsuba