Keisuke Honda

Yasunobu Yagita

A scanning circuit consisting of a plurality of time delay circuits and a plurality of holding circuits at least equal in number to the delay circuits is provided for a fish detecting sonar. In response to the input pulse applied to the input terminal of the first stage delay circuit in synchronism with the sound pulse propagated, the delay circuits are triggered to reproduce the input pulses which are sequentially delayed by a time interval equal to the pulse width of the input pulse, and the output pulses from the delay circuits are held only by the holding circuits to which are applied the recording or echo signals. The output pulses held by the holding circuits are picked up by a brush, which slides over the contacts connected to the output terminals, respectively, of the holding circuits, and applied to a recording pen or stylus for recording. The above arrangement permits the recording or display even when the speed of the brush is relatively slow.

Growing community of inventors

Maisaka, Japan

Yasunobu Yagita