Brocade Communications Systems, Inc.

Xupei Liang

Vineet M Abraham

Bill Ying Chin

Bill Jianqiang Zhou

William R Mahoney

Aditya Saxena

Sathish Kumar Gnanasekaran

Badrinath Kollu

Subramanian Lakshmanan

Bei Wang

Tarun Bhatia

Leifang Hu

Techniques for achieving high-availability using a single processor (CPU). In a system comprising a multi-core processor, at least two partitions may be configured with each partition being allocated one or more cores of the multiple cores. The partitions may be configured such that one partition operates in active mode while another partition operates in standby mode. In this manner, a single processor is able to provide active-standby functionality, thereby enhancing the availability of the system comprising the processor.

Achieving ultra-high availability using a single CPU

A Layernetwork switch is partitionable into a plurality of switch fabrics. The single-chassis switch is partitionable into a plurality of logical switches, each associated with one of the virtual fabrics. The logical switches behave as complete and self-contained switches. A logical switch fabric can span multiple single-chassis switch chassis. Logical switches are connected by inter-switch links that can be either dedicated single-chassis links or logical links. An extended inter-switch link can be used to transport traffic for one or more logical inter-switch links. Physical ports of the chassis are assigned to logical switches and are managed by the logical switch. Legacy switches that are not partitionable into logical switches can serve as transit switches between two logical switches.

Creation and deletion of logical ports in a logical switch

Growing community of inventors

San Jose, CA, United States of America

Xupei Liang