Realtek Semiconductor Inc.

Wun-Ci Su

Jhe-Yi Lin

Yu-Jhao Yang

A load balance circuit includes: a storing circuit, for storing first user field number(s) corresponding to first node(s) in a minimum full binary tree, wherein first resource unit(s) (RU(s)) corresponding to the first node(s) is smaller than or equal to an RU size; a user field number generation circuit, for generating third user field number(s) according to second user field number(s) corresponding to second node (s) in the minimum full binary tree, and generating second weight(s) according to first weight(s) corresponding to the second node(s), wherein second RU(s) corresponding to the second node(s) is greater than the RU size; and a load balance calculation circuit, for generating a plurality of user field numbers corresponding to a plurality of content channels according to the first user field number(s), the third user field number(s), the second weight(s), a load balance function and the first weight(s).

Growing community of inventors

HsinChu, Taiwan

Wun-Ci Su