Integrated Device Technology, Inc.

William Terry Beane

Brian Scott Darnell

Jakob Saxtorph

Bertan Tezcan

Scott Darnell

Angus David Starr Macadam

A packet switching integrated circuit chip is configured to receive packets, e.g., RapidIO&#x2122;-compliant packets, from a plurality of external sources, and selectively passes data in the received packets to a plurality of external recipients. The chip is configured to pass first received packets without modification and to terminate second received packets and preprocess payloads thereof to produce new packets. The chip may be configured to perform signal sample processing operations on the second received packets, such as bit extension, bit truncation, bit reordering and/or bit arithmetic operations. The chip may be further configured to manage the first and second received packets based on destination addresses in the received packets.

Packet processing switch and methods of operation thereof

A packet processing integrated circuit chip includes a plurality of input ports configured to receive packets from respective external sources and a plurality of output ports configured to transmit packets to respective external recipients. The chip further includes a packet processor configurable to extract data from payloads of the received packets, to process the extracted data to produce new packets with payloads having formats compatible with data structures of the external recipients, and to convey the new packets to the output ports. The chip may further include a packet switching fabric configured to route selected packets from the input ports to selected ones of the output ports without payload modification.

Growing community of inventors

Gustine, CA, United States of America

William Terry Beane