General Electric Company

William Kennedy Galt

Andre Steven DeMaurice

John Alexander Petzen, Iii

Abhik Banerjee

Pradyumna Ojha

William Robert Pettigrew

Dana Robert Kreft

Guruprasad Karkala Vishwanath

David Evans McMillan

David Evans Mcmillan

The embodiments described herein include a system and a method. In one embodiment, an industrial process control system includes a processor and a link active scheduler. The link active scheduler is configured to schedule execution of a macrocycle. The macrocycle includes an application timeslot and an asynchronous timeslot. The link active scheduler is further configured to schedule execution of scheduled instructions for a plurality of field devices of the industrial process control system in the application timeslot. The link active scheduler is further configured to schedule execution of unscheduled instructions for the plurality of field devices of the industrial process control system in the asynchronous timeslot. The industrial process control system further includes a macrocycle viewer executable by the processor. The macrocycle viewer is configured to display the macrocycle in a visual format.

System and method for cycle time visualization

Systems and methods for block instantiation are provided. In one embodiment, a system includes a processor and a visual instantiation facility executable by the processor. The visual instantiation facility is configured to read a device definition (DD) file including at least one function block and to visually display function block instantiation information of the at least one function block in a visual display. The visual instantiation facility is further configured to instantiate the at least one function block in a field device.

System and method for block instantiation

A device includes an interface configured to receive an indication of a second device on a network, and a processor configured to determine if the indication is one of an expected set of indications and generate a permanent node address for assignment to the second device if the indication is one of an expected set of indications. The permanent node address places the second device into an active mode as a permanent node addressed device. The processor is further configured to receive at least one device parameter from the permanent node addressed device, determine if the at least one device parameter matches an expected device parameter for the permanent node addressed device, and generate a second permanent node address for assignment to the device if the at least one device parameter matches the expected device parameter for the permanent node addressed device.

Automatic foundation fieldbus device commissioning

Growing community of inventors

Rustburg, VA, United States of America

William Kennedy Galt