Motorola Corporation

William D Atwell, Jr

Richard B Reis

Michael L Longwell

Grady L Giles

Jesse R Wilson

Doyle V McAlister

Joseph Pumo

Marc Belleville

A method and apparatus for shifting data in an array of storage elements (22-37) in a data processing system (10). In one form, the present invention uses multiplexer (MUX) logic (38) and Shift Control signals to selectively couple storage elements (22-37) to latches (39-42). In this manner, data values can be serially scanned into and out of the array for test purposes without requiring a duplicate set of latches. The MUX logic 38 couples one storage element (22-37) to each latch (39-42). Then MUX logic 38 decouples those storage elements (22-37). Next, MUX logic 38 couples an adjacent storage element (22-37) to each latch (39-42). In this manner, the storage elements (22-37) in one row and the latches (39-42) mimic the functionality of a shift register.

Method and apparatus for shifting data in an array of storage elements

A method and apparatus in an integrated circuit having a plurality of distinct circuit modules which eliminates undesired effects of clock skewing when a common system clock is used. The same phase of the same system clock is used by both a transmitting circuit module and a receiving circuit module when data is communicated between two circuit modules. The receiving circuit module has an input portion having a first transistor clocked by the same phase of the same system clock, a latch and a second transistor. The latch and second transistor are clocked by a complement of the same phase of the system clock.

Method and apparatus for eliminating clockskew race condition errors

Two state machines, each active during a respective one of two complementary non-overlapping clock phases, are interlocked so that the present state of one machine determines the next state of the other machine, and vice versa.

Interlocked state machines

A state machine in which the next state signals are biased by the next state encoder very close to the switch voltage of the input transistors of the present state latches to improve the response time of the state machine. Charge sharing on the outputs of the next state selector is prevented from affecting the biased next state signals by voltage substaining circuitry. By pre-encoding input signals pertinent to each state using separate input logic, the size of the next state selector is minimized, further improving the response time of the state machine. Selected present state latches may be prevented from changing state by gating the next state signals.

High speed state machine

A circuit for switching between multiple asynchronous clocks is provided. A synchronizer comprising D-type flip-flops, which are controlled by a clock change signal, are provided for each control signal being switched. Output signals provided by the synchronizers are used to control MOS transistor gates which switch the asynchronous clocks to the circuit output. The synchronizers also control a clamping transistor gate which clamps the circuit output to a reference during a switching operation. An additional synchronizer provides synchronization between the clock change signal and the circuit output allowing the circuit output to be interrupted at a known state.

Growing community of inventors

Austin, TX, United States of America

William D Atwell, Jr