Mediatek Corporation

Silicon Motion, Inc.

Wen-Chi Chao

Keng-Jan Hsiao

Chun-Chi Chen

Chun-Ming Kuo

Fu-Jen Shih

Li-Chun Tu

Tsung-Huang Chen

Kuo-Cyuan Kuo

Song-Yu Yang

Sheng-Chu Wu

Cheng-Yu Chien

A method for performing power saving control in memory device, the associated memory device and memory controller thereof, and the associated electronic device are provided, where the method is applicable to the memory controller, and the memory device includes the memory controller and a non-volatile (NV) memory. The method may include: during transmitting to a host device, sending end of burst (EOB)-related symbols to the host device, in order to notify the host device of EOB; controlling a physical layer (PHY) circuit to turn off a clock source within the PHY circuit, in order to save power, wherein the PHY circuit is positioned in a transmission interface circuit within the memory controller, and the transmission interface circuit is arranged to perform communications with the host device for the memory device; and when receiving a trigger signal from the host device, utilizing the PHY circuit to turn on the clock source.

Method for performing power saving control in a memory device, associated memory device and memory controller thereof, and associated electronic device

A controller circuit includes a first signal processing device processing signals in accordance with a first predetermined rule, a second signal processing device processing signals in accordance with a second predetermined rule, a data bus coupled between the first signal processing device and the second signal processing device and comprising multiple data lines, and a confirm signal line coupled between the first signal processing device and the second signal processing device. The first signal processing device transmits a synchronization signal to the second signal processing device via the data bus. The second signal processing device estimates transmission delay on each data line according to the synchronization signal, performs transmission delay compensation on each data line according to the estimated transmission delay and transmits a confirmation signal on the confirm signal line to notify the first signal processing device that the transmission delay compensation is complete.

Controller circuit and method for estimating transmission delay

A method and circuitry for generating a trigger signal based on an oscillation signal and associated non-transitory computer program product are provided. The method includes following steps. Firstly, a calibration value is obtained according to a reference frequency and a frequency of the oscillation signal, and a counting value is gradually altered from a first initial value to a breakpoint value. Secondly, the counting value is updated to a second initial value when the counting value is equal to the breakpoint value. Then, the counting value is gradually altered from the second initial value to a final value, and the trigger signal is generated when the counting value is equal to the final value.

Method and circuitry for generating trigger signal and associated non-transitory computer program product

A media peripheral interface for communication between a processor and a peripheral device includes a clock port, a plurality of data I/Os, and a data strobe port. The clock port is operative to transfer a clock signal to the peripheral device. The data I/Os are provided for command transfer to the peripheral device and for data transfer to and from the peripheral device. The data strobe port is operative to transfer a data strobe signal to or from the peripheral device according to an instruction that the processor issues to the peripheral device. According to the clock signal, command information transferred via the data I/Os is captured. According to rising edges and falling edges of the data strobe signal, data transferred via the data I/Os are captured.

Media peripheral interface, electronic device with media peripheral interface, and communication method between processor and peripheral device

A clock generator utilized for providing a clock signal includes: a first oscillator and a switching circuit. The switching circuit is coupled to the first oscillator and a second oscillator, and utilized for receiving a first oscillating signal generated from the first oscillator and a second oscillating signal generated from the second oscillator, and selecting one of the first oscillating signal and the second oscillating signal as the clock signal according to a status signal.

Growing community of inventors

Hsinchu, Taiwan

Wen-Chi Chao