Via Technologies, Inc.

Via Optical Solutions, Inc.

Wei-Ming Su

Pei-Jei Hu

Yi-Lin Lai

Kun-Long Lin

Shin Yung Chen

Hao-Kuen Su

Shin Yung Chen Banyan

Banyan Shin Yung Chen

Shih Yung Chen

A method and related apparatus for storing program code and optimized power calibration (OPC) data in the same non-volatile memory is provided. The method is used for accessing OPC data from an optical discrecorder. The optical disc recorder is capable of obtaining OPC data of an optical disc by executing an optimized power calibrating process so as to record data onto the optical disc. The optical disc recorder has a first memory with a program code being stored therein and a second memory. The method includes registering the program code in the second memory, and writing the OPC data of the optical disc to the first memory according to the program code registered in the second memory.

Method and related apparatus for storing program code and optimized power calibration data in the same non-volatile memory

The invention discloses a signal decoding method for C decoding on a data storage medium. The data storage medium contains a lot of sectors, and each sector contains two C codes. Each C code contains a plurality of P codes and Q codes. The syndrome operation for an (N&plus;1)th code and an error-correction for an N-th code are pipelined. An address for the (N&plus;1)th code minus a predetermined value is an address for the N-th code.

Parallel signal decoding method

A multiplier for obtaining the product of elements in a Galois Field. The multiplier performs the multiplication of two n-bit elements, A(a , a , . . . , a , a , a , a ) and B(b , b , . . . , b , b , b , b ) in the Galois Field to yield the product C(c , c , . . . , c , c , c , c ), wherein n&gE;1 a (i&equals;0&tilde;n-1), b (j&equals;0&tilde;n-1), and c (k&equals;O&tilde;n-1) are all binary bits. The multiplier includes: an AND planer, for performing an AND logic operation of every bit a in A(a , a , . . . , a , a , a , a ) and every bit b in B(b , b , . . . , b , b , b , b ) to obtain (a b , a b , . . . , a b , a b , a b , . . . , a b , a b , a b , . . . , a b ); and an XOR planer, for performing an XOR logic operation of the output from the AND planer to obtain C(c , c , . . . , c , c , c , c ).

Means and method for performing multiplication

A means and a method applied in syndrome generation in the Video/Audio processing system is disclosed. The syndromes thereof are effectively and rapidly generated simply using shift register and an exclusive or adder by a recursive operation. For the code words having a number of bytes, the syndromes can be generated by repeating exclusive or (XOR) operation between a shift bit and the above-mentioned bytes, without the extra step of table-matching, saving large memory capacity, greatly reducing the operation cycle and completing the operation rapidly.

Syndrome generator and method for generating syndromes in a video/audio processing system

A system for updating a flash memory of a peripheral device including a host sending an update content. The host sends an update content. The peripheral device contains a peripheral interface controller and a flash memory. The peripheral interface controller couples to the host, and the flash memory couples to the peripheral interface controller. When the peripheral interface controller detects a signal for updating the flash memory from the host, the peripheral interface controller updates the flash memory according to the update content.

System and method for updating flash memory of peripheral device

A method for transferring data from a large capacity data storage device to a host machine. The method requires the attachment of a plurality of SRAM memory blocks to an optical disk reader. Each SRAM memory block is used as temporary storage area got a sector of data so that data can be proofread one sector at a time. As soon as the entire sector is checked and corrected, the error-free data is transferred to an external DRAM memory. Thereafter, correct data can be read from the DRAM by the host machine at any time. The internal SRAM memory serves as a buffer holding sectors of data so that error detection and error correction of individual sector can be carried out. Additionally, the external DRAM memory serves as a buffer holding the correct data for the host machine.

Method of transferring data from large capacity data storage device

A table matching method for multiplication of elements in Galois Field. First, a table of the byte value in Galois Field and the corresponding exponent is formed in the hardware. To perform the multiplication between two elements in the Galois Field, the corresponding exponents of the two elements are found out in advance. The two exponents are then added up to obtain a sum. Then, by using the table, a corresponding byte value of the sum can be obtained. The byte value is the product of the two elements in the Galois Field.

Table matching for multiplication of elements in Galois Field

A decoding device for deinterleaving data includes a write address generator, a read address generator, and a memory device. According to a method for deinterleaving data, the write address generator generates a write address according to parameters corresponding to the interleaving characteristics of an input signal. The write addresses are offset according to the parameters in order to apply a deinterleaving function to the input data. The read address generator generates a read address so as to sequentially read the stored data, to provide deinterleaved output data.

Growing community of inventors

Taipei, Taiwan

Wei-Ming Su