Lam Research Corporation

Wan-Lin Chen

Eric A Hudson

S M Reza Sadjadi

Sean S Kang

Douglas L Keil

Sangheon Lee

Andrew D Bailey, Iii

Mark Henry Wilcoxson

Jaroslaw Walery Winniczek

Robert P Chebi

Reza Sadjadi

Frank Lin

Camelia Rusu

Jeff A Bogart

Lily Zheng

Stephan Lassig

Gan Ming Zhao

Kenji Takeshita

Peter Cirigliano

Enrico Magni

Daxing Ren

Robert C Hefty

Tsuyoshi Aso

Michael Kelly

Michelle Lupan

Seiji Kawaguchi

Thomas McClard

Erin McDonnell

Erin Moore

A method of etching features into a silicon layer with a steady-state gas flow is provided. An etch gas comprising an oxygen containing gas and a fluorine containing gas is provided. A plasma is provided from the etch gas. Then, the flow of the etch gas is stopped.

Fabrication of a silicon structure and deep silicon etch with profile control

A feature in a layer is provided. A photoresist layer is formed over the layer. The photoresist layer is patterned to form photoresist features with photoresist sidewalls, where the photoresist features have a first critical dimension. A conformal layer is deposited over the sidewalls of the photoresist features to reduce the critical dimensions of the photoresist features. Features are etched into the layer, wherein the layer features have a second critical dimension, which is less than the first critical dimension.

Reduction of feature critical dimensions

A method for creating semiconductor devices by etching a layer over a wafer is provided. A photoresist layer is provided on a wafer. The photoresist layer is patterned. The wafer is placed in a process chamber. The photoresist is hardened by providing a hardening plasma containing high energy electrons in the process chamber to harden the photoresist layer, wherein the high energy electrons have a density. The layer is etched within the process chamber with an etching plasma, where a density of high energy electrons in the etching plasma is less than the density of high energy electrons in the hardening plasma.

Plasma in-situ treatment of chemically amplified resist

Methods for forming a protective polymeric coating on a silicon or silicon-carbide electrode of a plasma processing chamber are provided. The polymeric coating provides protection to the underlying surface of the electrode with respect to exposure to constituents of plasma and gaseous reactants. The methods can be performed during a process of cleaning the chamber, or during a process for etching a semiconductor substrate in the chamber.

Methods for protecting silicon or silicon carbide electrode surfaces from morphological modification during plasma etch processing

A method for forming damascene features in a dielectric layer over a barrier layer over a substrate is provided. A plurality of vias are etched in the dielectric layer to the barrier layer with a plasma etching process in the plasma processing chamber. A patterned photoresist layer is formed with a trench pattern. Within a single plasma process chamber a combination via plug deposition to form plugs in the vias over the barrier layer and trench etch is provided.

In-situ plug fill

A method for creating semiconductor devices is provided. A photoresist layer is provided on a wafer. The photoresist layer is patterned. Polymers in the patterned photoresist layer are chemically cross-linked by exposure to at least one reactive chemical. The pattern in the photoresist layer is transferred to the wafer. A reaction chamber for processing a wafer with a patterned layer of photoresist material, wherein the photoresist material was patterned by exposing the photoresist material using light of a wavelength less than 248 nm is provided. A chamber is provided with a central cavity. A wafer support for supporting the wafer in the central cavity is provided. A cross-linking reactive chemical source in fluid contact with the chamber and which provides a reactive chemical which causes cross-linking of the photoresist is provided.

Post-development treatment of patterned photoresist to promote cross-linking of polymer chains

Growing community of inventors

Sunnyvale, CA, United States of America

Wan-Lin Chen