Qualcomm Incorporated

Vladan Andrijanic

Andrew Evan Gruber

Tao Wang

Yasutomo Matsuba

Kapil Garg

Prasanth Gomatam

Gaurav Avinash Patil

Chia-Yuan Teng

Gokce Dane

Serag Gadelrab

Vinod Chamarty

Rajesh Chowdary Chitturi

Raghavendra Nagaraj

Dan MingLun Chuang

Yiu-Wing Leung

Meghal Varia

Clara Ka Wah Sung

Antonio Rinaldi

Pooja Sinha

Wisnu Wurjantara

Mark Sternberg

An example apparatus includes a first frame buffer configured to store video data; a second frame buffer configured to store video data; and one or more processors configured to: reconstruct samples of a first block of a current picture of video data; store, in parallel, a compressed version of the samples of the first block of video data in the first frame buffer and an uncompressed version of the samples of the first block of video data in the second frame buffer; and responsive to determining to reconstruct a second block of the current picture of video data using intra block copy: obtain, from the second frame buffer, samples of a predictor block located in the current picture of video data, the predictor block at least partially overlapping the first block of video data; and predict, based on the obtained samples of the predictor block, samples of the second block.

Intra block copy scratch frame buffer

This disclosure describes techniques in which the decoding order of video blocks is modified relative to the display order of video blocks. The decoding order may be modified temporally such that video blocks of different video frames (or other coded units) are decoded in an alternating manner. In this case, the decoding order of video blocks may alternate between video blocks of two or more different frames. Furthermore, the decoding order may also be modified spatially within a given video block such that the video blocks are decoded in an order that does not correspond to the raster scan order of the video blocks. The techniques may improve the use of memory by improving the likelihood of cache hits, thereby reducing the number of memory loads from an external memory to an internal cache associated with the decoder.

Temporal and spatial video block reordering in a decoder to improve cache hits

A method for video processing may include receiving video data units, and compressing the video data units to generate compressed video data units that have a variable size. The method may also include storing the compressed video data units contiguously in a memory in memory segments that have a fixed size, where the size of at least one of the compressed video data units is indivisible by the fixed size of the memory segments, and where a portion of the indivisible compressed video data unit is stored with a portion of another compressed video data unit in one of the memory segments. The method may also include determining data storage information associated with the compressed video data units, and storing the data storage information in the memory. A system may have a video processing architecture designed to support the method.

Video processing architecture

Growing community of inventors

San Diego, CA, United States of America

Vladan Andrijanic