Stmicroelectronics S.r.l.

Vittorio Zaccaria

Danilo Pietro Pau

Antonio Borneo

Andrea Pagni

Cristina Silvano

Roberto Zafalon

Fabrizio Lucini

Mariagiovanna Sami

Donatella Sciuto

A procedure for translating ARM instructions of a first set into instructions of a second set for execution on an LX processor comprising a core provides a first set of registers corresponding to the ARM instructions and a second set of registers corresponding to the instructions that can be executed on the LX processor. Each register of the first set is mapped in a corresponding register of the second set designed to emulate the behavior of the first register, obtaining a unique independent translation of the first set into the second set. The translation is performed by a translation device external to the LX core without altering the core, and the translation operating without accessing resources of the core, by the translating device intercepting accesses of the core to the storage area reserved to the ARM instructions.

Process for translating instructions for an arm-type processor into instructions for a LX-type processor; relative translator device and computer program product

An architecture for a pipeline processor circuit, preferably of the VLIW type, comprises a plurality of stages and a network of forwarding paths which connect pairs of said stages, as well as a register file for operand write-back. An optimization-of-power-consumption function is provided via inhibition of writing and subsequent readings in said register file of operands retrievable from said forwarding network on account of their reduced liveness length.

Processor architecture

Growing community of inventors

Milan, Italy

Vittorio Zaccaria