Renesas Electronics America Inc.

Vinod Aravindakshan Lalithambika

Allan Richard Warrington

Vipul Raithatha

Michael Jason Houston

Rob Cox

DAC control logic for controlling a DAC for supplying a target voltage VTARGET to a switching converter is disclosed. The DAC logic comprises control logic which is configured, in response to DAC ramp-down, to decrement DAC input code supplied to the DAC in a series of steps. The DAC control logic is configured, for at least some of the steps during ramp down, to wait until at least one switching cycle has occurred in the switching converter before decrementing the DAC input code from a current value to a new value.

Device and method for controlling output voltage of a digital-to-analog converter

A method of operating a hysteretic synthetic current-mode switching regulator is disclosed. In the switching regulator, PWM pulses (PWM) are generated by a PWM generator (; FIG.) in dependence upon a ramp voltage (VR) which oscillates between upper and lower window voltages (VW+, VW&#x2212;). The ramp voltage depends on a control voltage (VC) which depends on current (IL) through an inductor (). The method comprise determining whether a period (T) equal to or greater than a given period (TREFRESH) has elapsed without a PWM pulse being generated, upon a positive determination, causing the ramp voltage to be pulled up to or above the upper window voltage (VW+) for a given duration (&#x394;T) and when said given duration has elapsed, causing the ramp voltage to decrease until a rising edge of a PWM pulse is generated.

Growing community of inventors

Girton, United Kingdom

Vinod Aravindakshan Lalithambika