Lsi Logic Corporation

Venugopalan Pranesan

Viswanathan Lakshmanan

Richard D Blinne

A tool and method for implementing engineering change orders. The tool and method provides that a change file is checked, equivalent engineering change orders are computed and applied to an active cell. The engineering change orders are registered with a pre-determined tool name, and it is detected and reported if another tool needs to be run to restore routing information. The active cell is not automatically saved after the engineering change orders are applied. Instead, a user must manually save the active cell after the tool is run. The tool can work with three different name spaces: Verilog, VHDL and Avant! Verilog.

Growing community of inventors

Thornton, CO, United States of America

Venugopalan Pranesan