Texas Instruments Corporation

Venkateswara Rao Mandela

Shravan Karthik

Srirama Krishnan Govindarajan

Gregory Raymond Shurtz

Jonathan Elliot Bergsagel

Nishanth Menon

Rajesh Kumar Vanga

Thomas Sojan Pj

In described examples, a method of operating a system on chip (SoC) includes the following steps. Receive a component description that describes connections among circuit elements of the SoC. Receive a list of specified peripherals to activate while the SoC boots. Receive a hint data that describes a bypass mode clock frequency of a phase locked loop (PLL) of the SoC. Determine an operational data in response to the component description, the hint data, and the specified peripherals. The operational data specifies a subset of the circuit elements required to make the specified peripherals operational. Initialize, and limit the initializing, to the subset of the circuit elements.

Integrated circuit with accelerated boot to priority function

A method for seamless transition from a 2D surround view to a 3D surround view. The method includes initializing the 2D-SRV processing chain, displaying the 2D surround view while waiting for HLOS handshake to complete and upon completion of a HLOS handshake, initializing a 3D-SRV processing chain and waiting for a 3D-SRV buffer output; disabling the 2D-SRV display pipeline and enabling a 3D-SRV display pipeline; enabling switchback monitor; atomically switching to 3D surround view seamlessly and glitch free; and displaying 3D surround view on a monitor. Another method includes detecting a crash in a HLOS and seamlessly switching to a 2D surround view from a 3D surround view.

Surround-view with seamless transition to 3D view system and method

Described examples include a system having a non-volatile memory including a binary section, a first page table and a second page table. The system also has a volatile memory and a processor coupled to the non-volatile memory and the volatile memory, the processor operable to use the first page table when the processor is initialized, the first page table including a first pointer to the binary section, the processor operable to cause copying of the binary section of the non-volatile memory to the volatile memory to create a copied binary section in the volatile memory, and the processor operable to use the second page table when the copying is complete, the second page table including a second pointer to the copied binary section.

Integrated circuit capable of switching between non-volatile memory-based and volatile memory-based processor execution

A method of peak detection applicable to complex in-phase and quadrature phase signals in a digital radio receiver where the incoming signal is divided into a plurality of frames. Each frame is then further divided into a plurality of smaller blocks, and the signal peak is determined in each block individually followed by selecting the peak signal value from the said blocks.

Growing community of inventors

Bengaluru, India

Venkateswara Rao Mandela