Samsung Electronics Co., Ltd.

Vadim Gelfand

Uzi Hizi

Claudio Jakobson

Yair Itzhak

Aharon El-Bahar

Dmitry Aizenshtat

A CDS device of an image sensor having a pixel array includes first comparators, second comparators and third comparators. The first comparators are coupled to columns of the pixel array, and generate a positive amplified signal and a negative amplified signal by comparing the analog signal and a ramp signal. The second comparators are coupled to a first set of the first comparators coupled to first columns of the pixel array, and generate a first comparison signal enabled to a first logic level by comparing the positive amplified signal and the negative amplified signal. The third comparators are coupled to a second set of the first comparators coupled to second columns of the pixel array, and generate a second comparison signal enabled to a second logic level by comparing the positive amplified signal and the negative amplified signal.

Correlated double sampling device and image sensor

In at least one example embodiment, a counter circuit includes a latch stage configured to generate a latch stage output clock based on a first rising edge of an enable signal, a state of a counter clock at a previous falling edge of the enable signal, and a state of the output clock at the previous falling edge of the enable signal such that the latch stage output clock and the counter clock have a different state if the state of the counter clock at the previous falling edge and the state of the output clock at the previous falling edge are the same and such that the latch stage output clock and the counter clock have a same state if the state of the counter clock at the previous falling edge and the state of the output clock at the previous falling edge are different.

Counter circuits, analog to digital converters, image sensors and digital imaging systems including the same

At least one example embodiment provides for a frequency divider system including a delay unit configured to receive a first input clock signal having a first input clock frequency and a requirement and output a modified clock signal, and a frequency divider configured to receive the modified clock signal and output an output clock signal having an output clock frequency. The output clock frequency is an odd or even integer division of the first input clock frequency based on the requirement such as an input control word.

Frequency divider systems and methods thereof

An apparatus and method for calibrating a ramp slope value of a ramp signal to increase the accuracy of the slope of the ramp signal used within CMOS image sensors. An image sensor includes an active pixel sensor (APS) array, a ramp signal generator and an analog-to-digital converter (ADC). The APS array is configured to generate a reset signal and an image signal for a pixel of a selected row of the APS array. The ramp signal generator is configured to generate a ramp signal, a ramp slope value of the ramp signal being adjusted based on a slope control signal. The ADC is configured to generate a digital code based on the ramp signal and a difference between the reset signal and the image signal.

Growing community of inventors

Ramat Gan, Israel

Vadim Gelfand