Plsense Ltd.

Nxp B.v.

Nxp Usa, Inc.

Siverge Networks Ltd

Uzi Zangi

Neil David Feldman

Tuvia Liran

Anirban Roy

Nihaar N Mahatme

Amit Margalit

Tzach Hadas

A data processing system includes a dynamic random access memory (DRAM), a prefetcher, and a refresh controller. The DRAM includes a plurality of DRAM cells, each with a capacitive storage element. The prefetcher is configured to prefetch information from the DRAM into a prefetch buffer in accordance with a prefetch pattern of addresses in the DRAM. The refresh controller includes a dynamic refresh control circuit configured to detect prefetch patterns of the prefetcher, and, in response to a detected prefetch pattern, refresh locations of the DRAM in accordance with a refresh pattern of addresses which is based on the prefetch pattern of addresses.

Refresh operations in embedded dynamic random access memories (DRAMs)

Design and methods for implementing a Rational Ratio Multiplier (RRM) with close to 50% duty cycle. This invention gives an optimal way to implement an RRM that saves both area and power for a given design and is able to achieve a good accuracy of the output clock with a difference between the high period and the low period of the output clock by only half a cycle of the input clock which is the closest to get to a 50% duty cycle clock.

Rational ratio multiplier (RRM) with optimized duty cycle implementation

A method and apparatus for implementing a CMOS buffer for driving a reference voltage that consumes very low current in normal operating conditions but drive high current when output voltage is off, tracking the required reference voltage. The circuit is operating in a 'deadzone' most of the time, where pull-up and pull-down current paths are blocked, and ultra-low power comparators, with build-in offset, are monitoring the output voltage continuously, and driving compensation current, when needed. The circuit can be manufactured with a standard CMOS processing technology.

Ultra-low power driver of reference voltage

A method for implementing a Semiconductor Integrated Circuit device using Near/Sub-threshold technology with SW programmable adaptive and dynamic forward and reverse bias voltage control using different sensors inside the chip in order to improve speed, reduce leakage and ensure high yield of the final product that operates at an ultra-low power consumption. This method allows achieving ultra-low power solution with reasonable higher speed and insure high yield.

Methods and apparatuses for SW programmable adaptive bias control for speed and yield improvement in the near/sub-threshold domain

A method for implementing a CMOS input buffer that consumes very low current even when input levels are less than full swing. An additional optional stage enables conversion to very low voltage swing. The circuit can be manufactured with a standard CMOS processing technology and with high immunity to variation of process parameters. The circuit provides some hysteresis response, enhancing the input voltage margin.

CMOS input buffer with low supply current and voltage down shifting

A method for implementing a Semiconductor Integrated Circuit device using Near/Sub-threshold technology with SOFTWARE programmable Adaptive Dynamic Voltage Control (ADVC) algorithm using different sensors inside the chip in order to improve the target speed and reduce the energy per operation of the final product. This method achieves the best power per performance for a given solution operating at a required speed.

Methods and apparatuses for adaptive dynamic voltage control for optimizing energy per operation per a given target speed

A method for implementing a programmable critical delay path measurement in-line with the critical path logic cells. Additionally, the delay measurement creates a code to be used with a programmable DLL which indicates the delay of the measured critical path. This code can also be used by an off line First Fail Circuit which can mimic the delay of the critical path and give an indication of the critical path delay. The target of this invention is to create a method to optimize the required operating voltage of an integrated circuit per specific speed requirement, overcoming different process variations, temperatures changes and in die variations.

In line critical path delay measurement for accurate timing indication for a first fail mechanism

A method and flow for implementing a 'clock tree' inside an ASIC using Sub-threshold or Near-threshold technology with optimal power. The invention may also implement concurrently use of two voltage domains inside a single place and route block. One voltage domain for the 'clock tree' buffers and one voltage domain for the other cells at the block. The voltage domain for the &#x201c;clock tree&#x201d; buffers that is used is slightly higher than the voltage domain which is used for the other cells. The higher voltage ensures a large reduction of the total number of buffers inside the &#x201c;clock tree&#x201d; and the dynamic and static power are reduced dramatically despite the use of slightly higher operating voltage.

Methods and apparatuses for sub-threhold clock tree design for optimal power

A method and flow for implementing an ASIC using sub-threshold technology with optimized selection of voltage and process for a given application performance. An embodiment may also implement concurrently used multiple voltage domains inside a single place and route block. The voltage domain is dynamically changed between the cells at the placement time based on the timing path requirements.

Methods and apparatuses for multiple concurrent sub-threshold voltage domains for optimal power per given performance

A method and a utility to assist configuration of high complexity hierarchically and deeply channelized telecommunication systems using a network language configuration application program interface. The invented method and utility removes major complexity from the process of configuring such devices and systems by accepting a minimal high level description of the required configuration, including an input language used for defining rules and requirements.

Growing community of inventors

Hod-Hasharon, Israel

Uzi Zangi