Skhynix Inc.

Un Sang Lee

Chi Wook An

June Young Choi

Jong Woo Kim

Moon Sik Seo

Hwang Huh

Kyung Sub Park

A memory device includes a memory block including memory cells to which a program voltage is applied through a word line. The memory device also includes a peripheral circuit configured to perform a verify operation of comparing threshold voltages of the memory cells with a verify voltage on each of a plurality of program levels. The memory device further includes a control logic circuit configured to control the peripheral circuit to apply a plurality of blind voltages related to a target level among the plurality of program levels to the word line, and determine a start time point of a verify operation corresponding to a next program level of the target level using the number of fail bits for each of the plurality of blind voltages.

Memory device and method of operating the same

A memory device comprises a plurality of memory cells each having a threshold voltage corresponding to any one of a plurality of program states according to target data to be stored by performing a program operation, page buffers configured to store data provided from a memory controller, a data conversion controller configured to control the page buffers to convert the data into the target data including a plurality of logical page bits and a program operation controller configured to perform the program operation to store the target data in the plurality of memory cells, wherein the plurality of logical page bits include at least one logical page bit distinguishing even program states from odd program states among the plurality of program states and remaining logical page bits other than the at least one logical page bit having a same value as at least one program state among adjacent program states.

Disclosed is an operating method of a controller for controlling an operation of a semiconductor memory device including a plurality of memory cells. In the operating method of the controller, program data to be stored in a selected page of the semiconductor memory device is generated, and the semiconductor memory device is controlled to program the program data in the selected page. Bit data at a predetermined position in the program data is data for allowing a threshold voltage of a corresponding memory cell to maintain an erase state.

Semiconductor memory device, controller, and operating method thereof

The memory device includes a memory block, a voltage generator, a pass switch group connecting or blocking the global lines and the local lines to each other or from each other in response to a block selection voltage, a decoder, and a logic circuit configured to control the decoder and the voltage generator so that the local lines are floated after initializing a channel of the strings and a voltage of the global lines is lower than a voltage of the global lines when initializing the channel of the strings, when a program operation of selected memory cells included in a selected page of the memory block is completed, the channels of the strings are initialized and the local lines are floated.

Memory device and method of operating the memory device

A memory device may include: memory cells each having any one of first and second programmed states as a target programmed state; a peripheral circuit configured to perform a program operation so that each memory cell has a threshold voltage corresponding to the target programmed state; and a control circuit configured to control the peripheral circuit. The control circuit may include a program operation controller configured to control the peripheral circuit so that, during the program operation, an intermediate program operation is performed on the memory cells using an intermediate verify voltage, an additional program operation is performed on memory cells each having the second programmed state as a target programmed state if an intermediate verify operation passes, and a final program operation is performed on the memory cells such that each memory cell has a threshold voltage corresponding to the target programmed state.

A memory device and a method of operating the memory device are provided. The memory device includes a memory cell array including memory cells that are programmed into a plurality of program states, a peripheral circuit configured to perform a read operation on the memory cell array, and control logic configured to control the peripheral circuit to perform the read operation and to control the peripheral circuit to perform a masking process on first memory cells having a threshold voltage level higher than a first read level and second memory cells having a threshold voltage level lower than a second read level among the memory cells during the read operation.

Memory device and operating method of the memory device

A memory device includes a memory cell array including a plurality of memory cells; a peripheral circuit configured to perform a program operation on selected memory cells among the plurality of memory cells; a program pulse information generator configured to generate program pulse information indicating whether a number of program pulses applied to the selected memory cells during the program operation has exceeded a reference value; and a status register configured to store status information and the program pulse information, wherein the memory device provides the status information and the program pulse information to an external controller in response to a command from the external controller.

Storage device and method of operating the same

Provided herein may be a memory device and a method of operating the memory device. The memory device may include: a memory block including a plurality of normal memory cells and a plurality of dummy memory cells; a peripheral circuit configured to perform an erase operation and a soft program operation on the memory block; and control logic configured to control the peripheral circuit to control the erase operation and the soft program operation, wherein during the soft program operation, threshold voltages of first dummy memory cells of the plurality of dummy memory cells are controlled to be higher than threshold voltages of second dummy memory cells of the plurality of dummy memory cells.

A storage device includes a memory device configured to perform a read operation on a selected word line among a plurality of word lines, and a memory controller configured to control the memory device to: perform the read operation, perform a read retry operation on the selected word line, by changing a read voltage level, when the read operation fails, and perform an additional read retry operation on the selected word line, by changing the read voltage level and an application time of voltages related to the read operation, depending on whether the selected word line is a set word line, when the read retry operation fails.

A semiconductor device includes: a memory string including a plurality of memory cells, a plurality of select transistors, and one or more dummy transistors coupled between the plurality of memory cells and the plurality of select transistors; one or more dummy word lines coupled to the one or more dummy transistors; and a plurality of select lines respectively coupled to the plurality of select transistors. When a program voltage is applied to a selected dummy word line among the one or more dummy word lines, a first dummy word line voltage may be applied to a select line adjacent to the one or more dummy word lines, among the plurality of select lines.

Semiconductor device, memory system, and operating method of semiconductor device

A storage device includes a memory device configured to store program pulse information indicating whether the number of program pulses applied to selected memory cells during a program operation exceeds a reference value; and a memory controller configured to determine whether the probability of a growing defect occurring in the selected memory cells is present based on the program pulse information.

A semiconductor memory device includes a memory cell array, a peripheral circuit and a control logic. The memory cell array includes a plurality of memory cells each of which stores 2 or more bits of data. The peripheral circuit is configured to perform a program operation for the memory cells in the memory cell array. The control logic is configured to control the peripheral circuit and the memory cell array such that, during a program operation for target memory cells to be programmed among the memory cells, a preprogram for memory cells to be programmed to the highest program state is performed based on a predetermined value, and after the preprogram has been performed, a main program for the target memory cells to be programmed is performed.

Semiconductor memory device and programming method thereof

The semiconductor memory device includes a memory cell array including a plurality of memory cells, a peripheral circuit unit configured to perform a program voltage applying operation, a first verifying operation, and a detrap voltage applying operation with respect to the plurality of memory cells, and a control logic unit configured to issue at least one command to the peripheral circuit unit to determine whether to perform the detrap voltage applying operation based on a result of the first verifying operation performed following the performance of the program voltage applying operation.

Growing community of inventors

Chungcheongbuk-do, South Korea

Un Sang Lee