Samsung Electronics Co., Ltd.

Ui-hui Kwon

Keun-Ho Lee

Tai-Kyung Kim

Kwang-Ho Cha

Jong-wook Jeon

Jae-Ho Kim

Dong-won Kim

Sang-Bom Kang

Seung-Ki Chae

Young-Tae Kim

Nak-jin Son

Hyun-jung Lee

Jae-hyun Yoo

Seok-Hoon Kim

Gyeong-Su Keum

Young-Kwan Park

Tae-Ouk Kwon

Won-Young Chung

Yo-Han Kim

Jong-Chol Kim

Chung-Geun Koh

Chang-wook Jeong

Kang-hyun Baek

Gyeong-su Keum

Won-young Chung

Jai-hyung Won

Seung-Hyun Song

Kwan-Yong Lim

Kyu-ok Lee

Young-kwan Park

Hyo-Eun Park

Vasily Zabelin

Sachio Nagura

Kwang-Seok Lee

Da-won Jeong

Jun-hyeok Kim

A power device includes a drift layer of a second conductivity type located on a semiconductor layer of a first conductivity type, a first source region of the second conductivity type and a second source region of the second conductivity type, located on the drift layer to be apart from each other, and a gate electrode on the drift layer between the first and second source regions with a gate insulating layer between the gate electrode and the drift layer, wherein the gate electrode includes a first gate electrode and a second gate electrode adjacent to the first source region and the second source region, respectively, and a third gate electrode between the first and second gate electrodes, wherein the third gate electrode is floated or grounded.

Power device

A method of manufacturing an image sensor that includes first and second semiconductor chips includes receiving manufacturing data respectively associated with the first and second semiconductor chips, processing the manufacturing data to determine a capacitance and a resistance of a pixel signal transmission line to which a pixel signal generated by each pixel of the plurality of pixels is transmitted, where the capacitance and the resistance corresponding to position information associated with each pixel of the plurality of pixels, and determining predicted characteristics of the image sensor based on the determined capacitance and resistance, prior to the first semiconductor chip being electrically connected to the second semiconductor chip. The first semiconductor chip may be electrically connected to the second semiconductor chip to form the image sensor based on a determination that the predicted characteristics of the image sensor at least meet a particular set of one or more target values.

Methods and systems for manufacturing image sensors

A simulation method includes receiving a netlist describing a plurality of devices, performing an arithmetic operation by using values of random telegraph signal (RTS) noise factors respectively corresponding to the plurality of devices, generating an RTS model corresponding to each of the devices, based on a result of the arithmetic operation, and generating a netlist in which the RTS model is reflected.

Circuit design method and simulation method based on random telegraph signal noise

A system for simulating a semiconductor device comprises a data input module configured to receive structural data of the semiconductor device comprising a first region and a second region, and a spatial discretization generating module configured to divide a space of the semiconductor device using the structural data through division of the first region into first type meshes and division of the second region into second type meshes different from the first type meshes.

System for simulating semiconductor device and related method of operation

Provided are a method for fabricating a semiconductor device The method for fabricating include providing a substrate including a first region and a second region, the first region including first and second sub-regions, and the second region including third and fourth sub-regions, forming first to fourth fins on the first and second regions to protrude from the substrate, the first fin being formed on the first sub-region, the second fin being formed on the second sub-region, the third fin being formed on the third sub-region, and the fourth fin being formed on the fourth sub-region, forming first to fourth dummy gate structures to intersect the first to fourth fins, the first dummy gate structure being formed on the first fin, the second dummy gate structure being formed on the second fin, the third dummy gate structure being formed on the third fin, and the fourth dummy gate structure being formed on the fourth fin, forming a first doped region in each of the first and second fins and a second doped region in each of the third and fourth fins by doping impurities into the first to fourth fins on both sides of the first to fourth dummy gate structures by performing an ion implantation process simultaneously in the first and second regions; and removing the first doped region of the first fin and the second doped region of the third fin, or removing the first doped region of the second fin and the second doped region of the fourth fin.

Method for fabricating semiconductor device

A semiconductor device is formed with a gate pattern formed on a substrate, and a recrystallized region having a stacking fault defect in the substrate at one side of the gate pattern. The semiconductor device can have a reduced leakage current and improved channel conductivity.

Method for manufacturing semiconductor device

A filament member configured to discharge thermions may be employed in an ion source of an ion implantation apparatus. A filament member may include an anode disposed around a central portion of the filament member, a cathode disposed around a periphery of the filament and/or enclosing the anode, and at least one conductive path disposed between the anode and the cathode to discharge the thermions.

Filament member, ion source, and ion implantation apparatus

The present invention can provide ion implanter devices including an arc chamber including at least a first inner region and a second inner region, an electron emitting device disposed in the arc chamber adjacent the first inner region and adapted to emit electrons, an electron returning device disposed in the arc chamber adjacent the second inner region and adapted to return at least some of the electrons emitted from the electron emitting device into the second inner region; and an electric field and magnetic field generating device adapted to provide a magnetic field to the arc chamber, wherein at least one inner wall of the arc chamber has a convex surface.

Ion implanters having an arc chamber that affects ion current density

Growing community of inventors

Hwaseong-si, South Korea

Ui-hui Kwon