Taiwan Semiconductor Manufacturing Comp. Ltd.

Tsun-Yu Yang

Jui-Feng Kuan

Wei-Yi Hu

Chin-Sheng Chen

Yi-Kan Cheng

Tao Wen Chung

Chin-Cheng Kuo

Ren-Hong Fu

Ching-Shun Yang

Hsien Yu Tseng

Hui Yu Lee

Hung-Ming Chen

Hsien-Hsin Sean Lee

Hung-Wen Huang

Jui-feng Kuan

Po-Cheng Pan

Abhishek Patyal

A method is disclosed herein. The method includes: connecting a first number of elements in an integrated circuit (IC); parameterizing, by a processor, the first number into first parameters; generating, by the processor, second parameters of the IC based on the first parameters; and adjusting the IC based on the second parameters.

Method and non-transitory computer readable medium

A method includes conducting an electromigration (EM) check process on a schematic design, conducting a mitigating process to mitigate one or more electromigration violations identified during conducting the EM check process, and generating a layout design of the schematic design after at least one iteration of a design process including the EM check process and the mitigating process. The EM check process includes selecting at least some circuits in the schematic design as selected circuits for electromigration check, and checking electromigration compliance in the selected circuits. The mitigating process includes one of modifying some circuit layout of the selected circuits, modifying the schematic design, or modifying both the schematic design and some circuit layout of the selected circuits.

Method and apparatus of electromigration check

A method is disclosed herein. The method includes: providing, by an electronic design automation (EDA), a trigger signal to an application programming interface (API); providing, by the API, first parameters associated with parameterized cells in a netlist of an integrated circuit (IC); adjusting, by the API, the first parameters to generate second parameters associated with the parameterized cells in the netlist of the IC; updating, by the API, the netlist of the IC according to the second parameters; and performing, by the EDA, a simulation according to the netlist.

Method for integrated circuit design

A method is disclosed herein. The method includes: adjusting first parameters associated with parameterized cells in a netlist of an integrated circuit (IC) to generate second parameters associated with the parameterized cells in the netlist of the IC; updating the netlist of the IC according to the second parameters; and performing a simulation according to the netlist.

Method and non-transitory computer readable medium of operating an electronic design automation platform for an optimal intgrated circuit design

A layout-generation method for an IC is provided. The layout-generation method includes accessing data of a schematic design of the IC; generating a hypergraph from the schematic design; transforming a plurality of constraints into a plurality of weighted edges in the hypergraph; continuing partitioning the hypergraph by the weighted edges until a plurality of multilevel groups are obtained to generate a layout; and verifying the layout to fabricate the IC.

Method for layout generation with constrained hypergraph partitioning

A method of modeling an integrated circuit comprises generating a schematic of an integrated circuit comprising a first circuit component. The schematic comprises a first representation of the first circuit component. The method also comprises replacing the first representation with a second representation of the first circuit component. The second representation includes resistive capacitance information (RC) for the first circuit component. The RC information is based on first RC data included in a process design kit (PDK) file and second RC data included in a macro device file. The second RC data is based on a relationship between the first circuit component and a second circuit component. The method further comprises selectively coloring the second representation of the first circuit component in the schematic based on the RC information. The coloring of the second representation is indicative of whether the integrated circuit is in compliance with a design specification.

Integrated circuit modeling method using resistive capacitance information

A method for circuit design includes a parasitic aware library embedded with one or more parameterized cells. The parasitic aware library is used to insert nets representing some but not all parasitic effects of a circuit into a circuit schematic enabling a single circuit schematic to be used for simulation of the circuit, parasitic verification of the circuit and LVS (Layout Versus Schematic) check. Only the single circuit schematic is required for the circuit design process and to form a mask set. Critical paths of the single circuit schematic are identified and parasitic effects are extracted and inserted into the schematic, enabling a pre-estimation of parasitic verification to be carried out and the LVS check to be carried out using a circuit schematic with some parasitic effects prior to the post-layout simulation in which all parasitic components of the layout are included.

Parasitic component library and method for efficient circuit design and simulation using the same

A method of designing a fin field effect transistor (FinFET)-based circuit includes designing, using a processor, a first circuit schematic design based on a performance specification, the first circuit schematic design is free of artificial elements, wherein the artificial elements are used to simulate electrical performance of the FinFET-based circuit. The method further includes modifying, using the processor, at least one device within the first circuit schematic design to form a second circuit schematic design taking the artificial elements into consideration. The method further includes performing a pre-layout simulation using the second circuit schematic and taking the artificial elements into consideration. The method further includes generating a layout, wherein the layout does not take the artificial elements into consideration, and performing a post-layout simulation, wherein the post-layout simulation does not take the artificial elements into consideration.

Method of designing fin field effect transistor (FinFET)-based circuit and system for implementing the same

The present disclosure relates to an apparatus and method to generate a device library, along with layout versus schematic (LVS) and parasitic extraction set-up files for connecting with official tools of a design window supported by a process design kit (PDK). The device library comprises passive devices which can be utilized at any point in an end-to-end design flow from pre-layout verification to post-layout verification of an integrated circuit design. The device library allows for a single schematic view for pre-layout verification but also post-layout verification, thus allowing for pole or pin comparison, and prevents double-counting of parasitic effects from passive design elements by directly instantiating a device from the device library for a verification step. An LVS and parasitic extraction graphical user interface (GUI) allows for incorporation of the generated device library into a pre-existing PDK without any modification to the PDK. Other devices and methods are also disclosed.

Growing community of inventors

Changhua, Taiwan

Tsun-Yu Yang