Industrial Technology Research Institute

Tsahn-Yih Chang

Teng-Chieh Yang

Po-Chuan Kang

Ching-Chin Huang

Jerng-Cherng Fan

Hong-Chich Chou

Li-Hao Hsiao

Chih-Yang Chiu

Yang-Chih Huang

This invention discloses a data access device for using in computer of power off status, which comprises a power multiplexer, a DC to DC converter, a serial bus signal to storage interface signal controller, a data storage interface signal multiplexer, and a controller. Therefore, if controller detects an external device wants to access data storage device of computer at power off, it will control power multiplexer to retrieve the standby power of the power device and process power transformation to provide a required power for driving the storage device, and by using serial bus signal to storage interface signal controller, external device can access the data from storage device at power off.

Data access device for working with a computer of power off status

An interrupt processing method and apparatus particularly well-suited for use in an interrupt controller of a multiprocessor system or device. Each of the interrupt requests has at least one destination processor associated therewith for servicing the interrupt request. An interrupt controller in accordance with the present invention applies latched interrupt requests to a priority compare tree which serves to prioritize received interrupt requests. A number of higher priority requests, including the highest priority request, are supplied to a destination selection circuit which includes an interrupt dispatcher which determines a processor to which the first priority interrupt request will be dispatched. Similar determinations are made for the remaining identified interrupt requests, but with the corresponding destination register contents masked to prevent processors already selected to receive a higher priority interrupt from being considered for a lower priority interrupt. The destination selection circuit attempts to determine a unique destination processor for each of the highest priority interrupt requests, such that these multiple interrupt requests can therefore be dispatched to different processors simultaneously. One or more of the interrupt requests may be 'blocked' during a particular time period because all destination processors which could service the blocked requests are already processing other interrupts, performing higher priority tasks or are otherwise unavailable. These blocked interrupt requests are identified and the corresponding destination registers are masked such that the remaining non-blocked interrupt requests can be delivered to an available destination processor.

Method and apparatus for dispatching multiple interrupt requests

Growing community of inventors

Hsinchu, Taiwan

Tsahn-Yih Chang