Vsora

Trung-Dung Nguyen

Khaled Maalej

Julien Schmitt

Pierre-Emmanuel Bernard

A computing device comprising: a plurality of ALUs; a set of registers; a memory; a memory interface between the registers and the memory; a control unit controlling the ALUs by generating: at least one cycle i including both implementing at least one first computing operation by way of an arithmetic logic unit and downloading a first dataset from the memory to at least one register; at least one cycle ii, following the at least one cycle i, including implementing a second computing operation by way of an arithmetic logic unit, for which second computing operation at least part of the first dataset forms at least one operand.

Growing community of inventors

Massy, France

Trung-Dung Nguyen