University of Florida Research Foundation, Incorporated

Travis Meade

Shaojie Zhang

Yier Jin

James Geist

Jason Liam Portillo

Embodiments herein provide for reverse engineering of integrated circuits (ICs) for design verification. In example embodiments, an apparatus receives a gate-level netlist for an integrated circuit (IC), generates a list of equivalence classes related to signals included in the gate-level netlist, determines control signals of the gate-level netlist based at least in part on the list of equivalence classes, determines a logic flow of a finite state transducer (FST) based at least in part on the control signals, and generates register transfer level (RTL) source code for the IC based on the FST.

Growing community of inventors

Orlando, FL, United States of America

Travis Meade