Hitachi Telecom Technologies, Ltd

Toru Watanabe

Kimitoshi Takeuchi

Tatsuhiko Ando

Kanichi Satou

Kan-ichi Sato

A circuit size of a multiplexing apparatus is reduced. In terminal interface unitsto, data from a terminal is received by each of terminal-side line interface sub-unit, and then celluralized by a cell assembly/disassembly sub-unit. The cell is transmitted directly to a priority control unit. In the priority control unit, the cell received from each of the terminal interface unitstois stored in each of priority control buffers, and then sent to an ATM network interface unitin the order of priorities sequentially. The cell is synchronized with a line of an ATM networkby a network synchronizing sub-unit, and transmitted to the line of the ATM network. With this constitution, an internal bus is unnecessary.

Multiplexing apparatus

A congestion control method and apparatus that conducts congestion control for a frame relay terminal in real time and without any time lag when a congestion has occurred at an outgoing cell store medium of a fast multiplex unit of an ATM multiplex apparatus. The fast multiplex unit of the ATM multiplex apparatus is provided with a outgoing cell store medium monitor unit monitoring a congestion level of the outgoing cell store medium and generating a congestion reporting signal indicative of the congestion level and a light/heavy congestion indication signal. The time lag which occurs when the congestion reporting is made is eliminated by sending both signals directly to a frame relay interface control unit from the fast multiplex unit.

Growing community of inventors

Koriyama, Japan

Toru Watanabe