Fujitsu Corporation

Tomoko Nikko

Shuichi Chiba

Takahiro Miyoshi

An information processing apparatus includes a processor configured to: for each of a plurality of loops, acquire loop information including a number of variables, a number of registers, a number of memory commands for inputting and outputting a value of the variable between the register and a main storage device, and a number of arithmetic commands for the value of the variable stored in the register, which are used in the loop; calculate the number of variables, the number of registers, the number of memory commands, and the number of arithmetic commands, which correspond to a combination of the loops that are candidates for loop fusion, for each of the combinations of the loops; determine a combination to which the loop fusion is to be applied among the combinations which are calculated for each of the combinations; and execute the loop fusion on the determined combination.

Information processing apparatus, computer-readable recording medium storing compiling program, and compiling method

An information processing apparatus includes a memory; and a processor coupled to the memory and the processor configured to when source code includes an instruction for storing units of data in an area of an N-dimensional variable-length array (N being an integer and a value of N being equal to or greater than 2), generate object code in the memory to cause the units of data to be stored in an area of an N-dimensional fixed-length array instead of the area of the N-dimensional variable-length array, and when the source code includes an instruction for successively accessing the unit of data stored in the area of the N-dimensional variable-length array, generate the object code in the memory to cause the units of data stored in the area of the N-dimensional fixed-length array to be stored contiguously in an area of a one-dimensional fixed-length array.

Information processing apparatus, computer-readable recording medium storing therein compiler program, and compiling method

A compiling apparatus detects a plurality of branch instructions, each of which specifies execution of branch processing on the basis of a result of a comparison operation between integers and indicates the same jump destination, in a first code. The compiling apparatus converts the plurality of branch instructions into an instruction group having fewer branch instructions than the plurality of branch instructions by using logical and arithmetic instructions. The compiling apparatus generates a second code using the converted instruction group when the number of cycles of processing based on the converted instruction group is smaller than that based on the plurality of branch instructions.

Compiling method and compiling apparatus

A compiler determines executability of loop fusion, for each of a plurality of loops existing in a code to be processed, based on performance information of a system where the code to be processed is executed and based on operands and number of data transfers executed inside each of the loops. Then, the compiler executes fusion of loop processing in accordance with a determination result of executability of the loop fusion.

Growing community of inventors

Numazu, Japan

Tomoko Nikko