Broadcom Corporation

Zeevo, Inc.

Tom McKay

Vas Postoyalko

Edwin X Li

Subhas Bothra

Carol Barrett

James Koeppe

A balun that includes a first conductor, a second conductor, and a third conductor. The first conductor has a first length. The first conductor also has a first end connected to a first balanced power amplifier output port. The second conductor has substantially the same first length. The second conductor also includes a first end connected to a second balanced power amplifier output port and a second end connected to a second end of the first conductor. The third conductor has substantially the same first length. The third conductor has a first end connected to an antenna port and a second end connected to a ground potential.

Communication transceiver having a three-line balun with power amplifier bias

An inductor circuit is disclosed. The inductor circuit includes a first in-silicon inductor and a second in-silicon inductor each having multiple turns. A portion of the multiple turns of the second in-silicon inductor is formed between turns of the first in-silicon inductor. The first and second in-silicon inductors are configured such that a differential current flowing through the first in-silicon inductor and the second in-silicon inductor flows in a same direction in corresponding turns of inductors.

Fully differential, high Q, on-chip, impedance matching section

System and apparatus for a three-line balun with power amplifier bias

A balun that includes a first conductor, a second conductor and a third conductor. The first conductor has a first length. The first conductor also has a first end connected to a first balanced power amplifier output port. The second conductor has substantially the same first length. The second conductor also includes a first end connected to a second balanced power amplifier output port and a second end connected a second end of the first conductor. The third conductor has substantially the same first length. The third conductor has a first end connected to an antenna port and a second end connected to a ground potential.

System method and apparatus for a three-line balun with power amplifier bias

A transceiver front end circuit includes an antenna terminal capable of being coupled to an antenna. A first balun circuit has a single input that is coupled to the antenna terminal, and a pair of balanced outputs coupled to a corresponding pair of balanced receiver inputs. The first balun circuit matches an input impedance of the pair of balanced receiver inputs and substantially phase shifts the input reflection coefficient of the pair of balanced receiver inputs by about 180-degrees. A second balun circuit has a single output coupled to the antenna terminal and a pair of balanced inputs coupled to a corresponding pair of balanced transmitter outputs. The second balun circuit matches an output impedance of the pair of balanced transmitter outputs and substantially phase shifts the output reflection coefficient of the pair of balanced transmitter outputs by about 180-degrees. The first balun circuit and the second balun circuit can be contained within a single package. A first shunt switch can be coupled across the pair of receiver inputs. A second shunt switch can be coupled across the pair of transmitter outputs.

Package filter and combiner network

A balun that includes a first conductor, a second conductor and a third conductor. The first conductor has a length of about one quarter wavelength of a selected center frequency. The first conductor also has a first end connected to a first balanced power amplifier output port. The second conductor has a length of about one quarter wavelength of the selected center frequency. The second conductor also includes a first end connected to a second balanced power amplifier output port and a second end connected a second end of the first conductor. The third conductor has a length of about one quarter wavelength of the selected center frequency. The third conductor has a first end connected to an antenna port and a second end connected to a ground potential.

A system and method for compensating a parasitic capacitance on a differential amplifier output includes a first differential output and a second differential output of the differential amplifier. The first differential output coupled to the second differential output by a first conductor that has a length of about one half wavelength. The first and the second differential outputs have a parasitic capacitance that can be measured. A second conductor is coupled to the first differential output. The second conductor having a length that is less than or equal to about one quarter wavelength and has an inductive reactance that offsets a capacitive reactance of the parasitic capacitance.

Growing community of inventors

Felton, CA, United States of America

Tom McKay