Cisco Technology, Inc.

Timothy F Masterson

Stephen Charles Hilla

William E Jennings

Nathan Allen Mitchell

Karen A Szypulski

Rafael Mantilla Montalvo

Jorge Manuel Gonzalez

James M Edwards

Controlling a transmission rate of packet traffic includes receiving packets from a network processor. The packets are stored in a buffer associated with a processor. If an occupancy level of the buffer is greater than a predetermined threshold, it is determined that the processor is congested. A message is transmitted to the network processor indicating the processor is congested.

Controlling a transmission rate of packet traffic

An error detection generator calculates error detection data for insertion into encapsulated frames. The error detection generator is configured to calculate multiple error detection values and insert them into corresponding fields of the encapsulated frames. The error detection generator includes a controller, three cyclic redundancy check (CRC) engines and at least one multiplexer. Each CRC engine is selectively enabled by the controller to calculate a frame check sequence (FCS) value on a different portion of the frame. Downstream CRC engines also receive the outputs from the upstream CRC engines so that these earlier FCS values may be used during subsequent calculations. The outputs of the CRC engines are also inserted into the appropriate fields of the encapsulated frames by the multiplexer.

Method and apparatus for generating error detection data for encapsulated frames

Growing community of inventors

Raleigh, NC, United States of America

Timothy F Masterson