Intel Corporation

Thomas Mullins

Srikanth T Srinivasan

Robert S Chappell

Sean Mirkes

James Hadley

Ammon J Christiansen

In one embodiment, a reservation station of a processor includes: a plurality of first lanes having a plurality of entries to store information for instructions having in-order dependencies; a variable latency tracking table including a second plurality of entries to store information for instructions having a variable latency; and a scheduler circuit to access a head entry of the plurality of first lanes to schedule, for execution on at least one execution unit, at least one instruction from the head entry of at least one of the plurality of first lanes. Other embodiments are described and claimed.

Growing community of inventors

Santa Clara, CA, United States of America

Thomas Mullins