International Business Machines Corporation

Thomas M Armstead

Paul E Schardt

Robert Allen Shearer

Scott Michael Willenborg

Gregory Albert Dancker

Lance R Meyer

John Hubert Klaus

A verification environment enables verification of runtime switch-over&#x2014;i.e., a switch-over without restarting the device under test&#x2014;between multiple I/O protocols that share a same physical interface. The device under test can be a switch unit having multiple logical protocol processing units and a logical protocol multiplexor. The verification environment includes a switch-over detector which monitors the state of the device under test, and a switch-over controller that controls the switch-over sequence by pausing and re-starting traffic on all or specific protocol drivers of the verification environment.

Verifying runtime switch-over between multiple I/O protocols on shared I/O connection

A method and apparatus that allow packet based communication transactions between devices over an interconnect bus to be captured to measure performance. Performance metrics may be determined by capturing events at various locations as they pass through the system. Performance may be verified at run time by computing performance metrics for captured events and comparing such metrics to predefined performance ranges and/or self learned performance ranges. Furthermore, embodiments of the present invention provide for dynamic tailoring of bus traffic to generate potential failing conditions. For some embodiments, performance verification as described herein may be performed in a simulation environment.

Run-Time performance verification system

A simulation system includes glitch injection circuitry in one or more hardware design units to allow the injection of glitches or noise to evaluate the system's response to errors on signals between the hardware design units. The simulation system includes a stimulation module with a set of drivers to input simulation patterns into the design units. Some inputs to software models are driven by the outputs of software models of another design unit. The stimulation module can monitor these signals driven by the software model but it is difficult for the stimulation module to directly drive these signals. The added glitch circuitry allows injection of errors into the simulated hardware by the stimulation module on signals that are not directly driven by the stimulation module but are driven by the outputs of hardware design units.

Simulating and verifying signal glitching

Method and apparatus to simulate and verify signal glitching

Run-time performance verification system

Growing community of inventors

Rochester, MN, United States of America

Thomas M Armstead