Rambus Inc.

Other

Thomas J Sheffler

Bohuslav Rychlik

Liang Leon Peng

Craig Edward Hampel

Steven Cameron Woo

Lawrence Lai

Frederick Abbott Ware

Ely K Tsern

Richard Maurice Barth

Billy Wayne Garrett, Jr

Catherine Yuhjung Chen

Abhijit Mukund Abhyankar

Donald C Stark

Qi Lin

Liang Peng

Paul Wong

Kevin D Jones

Kathryn M Mossawir

Qiang Hong

Jing Jiang

Don Stark

A memory device having a DRAM core and a register stores first data in the register before receiving first and second memory access commands via a command interface and before receiving second data via a data interface. The memory device responds to the first memory access command by writing the first data from the register to the DRAM core and responds to the second memory access command by writing the second data from the data interface to the DRAM core.

Command-differentiated storage of internally and externally sourced data

A memory access command, column address and plurality of write data values are received within an integrated-circuit memory chip via external signaling links. In response to the memory access command, the integrated-circuit memory chip (i) decodes the column address to select address-specified sense amplifiers from among a plurality of sense amplifiers that constitute a sense amplifier bank, (ii) reads first data, constituted by a plurality of read data values, out of the address-specified sense amplifiers, and (iii) overwrites the first data within the address-specified sense amplifiers with second data constituted by one or more of the write data values and by one or more of the read data values.

Data write from pre-programmed register

DRAM with command-differentiated storage of internally and externally sourced data

Memory component that performs data write from pre-programmed register

Single command, multiple column-operation memory device

Systems and Algorithms for a network-loss tolerant, mobile broadcasting system that reliably and efficiently address unreliable or untimely transmission of segments. By associating a unique metadata to each segment (an Upload ID), segments are identified by the order in which they were captured at their source. Upload IDs allow for methods to proactively address lost or out-of-order segments without disturbing a broadcast. Late arriving segments are preserved for broadcast in the correct sequence by the invention's novel uses of Upload IDs.

Network-loss tolerant mobile broadcast systems and algorithms

A cache-coherence protocol distributes atomic operations among multiple processors (or processor cores) that share a memory space. When an atomic operation that includes an instruction to modify data stored in the shared memory space is directed to a first processor that does not have control over the address(es) associated with the data, the first processor sends a request, including the instruction to modify the data, to a second processor. Then, the second processor, which already has control of the address(es), modifies the data. Moreover, the first processor can immediately proceed to another instruction rather than waiting for the address(es) to become available.

Atomic-operation coalescing technique in multi-chip systems

A method and system for performing consistency checking of one or more design representations having different design types. A translator for each design type obtains information from each design needed to evaluate rules that are design type-neutral. The described examples also allow a user to add rules using predefined rule terms. In addition, certain examples allow the user to add terms to the rule set and to make new rules with the added terms. Each new term added to a rule set has a corresponding abstraction function in a translator for each design type. Thus, the abstraction functions are not design type-neutral.

Multi-format consistency checking tool

A method and system for formally verifying designs having elements from more than a single design domain is described. An example system allows formal verification of a design containing mixed analog and digital subparts. The system may use different proof engines to solve an appropriate sub-partition of the entire design, and may provide a framework for translating between the different domains to create a unified result. For example, a digital proof engine may be used for a digital only subpart, while an analog proof engine may be used for an analog only subpart. The system may use the partitioning results to determine translators between the various domains, and an order in which the proof engines are applied.

Mixed mode verifier

A high-speed memory system is disclosed in which a single command effects control over either a single memory device or a plurality of memory devices depending on a present mode of operation. Such control may effect data transfer between the one or more memory devices and a memory controller, as well as operating state transitions or power mode transitions for the memory devices. Similarly, various configurations of relatively low bandwidth memory devices respond as a selectively controllable group to transmit or receive high bandwidth data.

Memory system with channel multiplexing of multiple memory devices

A memory module includes an array of N memory devices, each memory device having M data pins, where N is greater than M, and M and N are positive integers; and N bit lines traversing the array of N memory devices, such that each one of the N bit lines is connected to M of the N memory devices.

Memory module with offset data lines and bit line swizzle configuration

The present invention provides a high data bandwidth memory system capable of operating in non-chip-kill and chip-kill modes. In chip-kill mode, cycle multiplexing, bit multiplexing, and time and space multiplexing are used to read/write data and syndrome across a group of memory devices. Current command packet formats are adapted to communicate with the group of memory devices in chip-kill mode.

Growing community of inventors

San Francisco, CA, United States of America

Thomas J Sheffler