International Business Machines Corporation

Thomas H Mitchell, Jr

Louis J Bosch

Richard Bogholtz, Jr

A high speed tester stores the data corresponding to the first and last addresses of each test loop in a high speed cache. In the majority of test addresses, data is transferred from a memory into at least two shift registers and the cache is not accessed. The output of the shift registers are interleaved in a multiplexer to provide two bits of test data for each tester clock cycle. Control circuitry decodes bits associated with each data address and controls presenting data to the shift registers from the memory and the cache. Use of the cache allows a continuous output of test data from the multiplexer during repetitions of a loop and when new test loop are introduced, with no intervals in the data, regardless of whether the data terminates on an address boundary.

Growing community of inventors

Cornwall, NY, United States of America

Thomas H Mitchell, Jr