Intel Corporation

Other

Frqncy, Inc.

Theodore Zale Schoenborn

David Stewart Dunning

Naveen Cherukuri

Sanjay Dabral

Christopher P Mozak

Tim Frodsham

Andrew W Martwick

Jeffrey R Wilcox

Aaron T Spink

Zvika Greenfield

David G Ellis

Kuljit Singh Bains

John B Halbert

James M Shehadi

Bryan L Spry

Lakshminarayan Krishnamurty

Venkatraman Iyer

Rahul R Shah

Bruce Querbach

John V Lovelace

Phanindra Mannava

Selim Bilgin

Robin Tim Frodsham

Christopher E Yunker

Maurice B Steinman

David Zimmerman

Muraleedhara Herur Navada

Tomer Levy

William K Lui

Kevin B Moore

Christopher W Hampson

Ifar Wan

Yulan Zhang

David J O'Brien

Allen Jay Baum

Nagi Aboulenein

Jay Joseph Nejedlo

Alexey Kostinsky

Michael J Tripp

Paul S Cheses

Danny Naiger

Sanjay Darbal

Santanu Chaudhuri

Richard J Glass

Eduard Roytman

Philip Abraham

Lyonel Renaud

Suneel G Mitbander

Chris D Matthews

Nathaniel L Desimone

Cass A Blodgett

Jayasekhar Tholiyil

Rony Ghattas

Earl J Wight

Duane M Heller

David Thomas Knape

Lance Troxel

Ryan Stiles

Maria F Pineda

Ramakrishna Mallela

Phanindra Mannaya

Charles D Lucas

Chris C Gianos

Michael Romay

Mike Wiznerowicz

David D Dunning

David J Zimmerman

Davis S Dunning

Systems and methods for audience interaction in real-time multimedia applications are provided. In one embodiment, a method for a real-time video conference comprises, during the real-time video conference, receiving a media stream including audio and video from a remote computing system over a network, acquiring, video and audio of a user, detecting an event with a machine learning model in at least one of the video and the audio of the user, and transmitting an event detection message indicating the detected event and/or audio and video of the user to the remote computing system over the network. In this way, natural audience reactions may be automatically detected and shared.

Systems and methods for audience interactions in real-time multimedia applications

Methods and apparatus relating to link power savings with state retention are described. In one embodiment, one or more components of two agents coupled via a serial link are turned off during idle periods while retaining link state in each agent. Other embodiments are also disclosed.

Link power savings with state retention

In one example a controller comprises logic, at least partially including hardware logic, configured to implement a first iteration of an interference test on a communication interconnect comprising a victim lane and a first aggressor lane by generating a first set of pseudo-random patterns on the victim lane and the aggressor lane using a first seed and implement a second iteration of an interference test by advancing the seed on the first aggressor lane. Other examples may be described.

Interference testing

A memory subsystem empirically tests performance parameters of I/O with a memory device. Based on the empirical testing, the memory subsystem can set the performance parameters specific to the system in which the memory subsystem is included. A test system performs the testing. For each of multiple different settings for multiple different I/O circuit parameters, the test system sets a value for each I/O circuit parameter, generates test traffic to stress test the memory device with the parameter value(s), and measures an operating margin for the I/O performance characteristic. The test system further executes a search function to determine values for each I/O circuit parameter at which the operating margin meets a minimum threshold and performance of at least one of the I/O circuit parameters is increased. The memory subsystem sets runtime values for the I/O circuit parameters based on the search function.

Memory subsystem I/O performance based on in-system empirical testing

Described herein is an apparatus for dynamically adjusting a voltage reference level for optimizing an I/O system to achieve a certain performance metric. The apparatus comprises: a voltage reference generator to generate a voltage reference; and a dynamic voltage reference control unit, coupled with the voltage reference generator, to dynamically adjust a level of the voltage reference in response to an event. The apparatus is used to perform the method comprising: generating a voltage reference for an input/output (I/O) system; determining a worst case voltage level of the voltage reference; dynamically adjusting, via a dynamic voltage reference control unit, the voltage reference level based on determining the worst case voltage level; and computing a center of an asymmetrical eye based on the dynamically adjusted voltage reference level.

Method and apparatus for dynamically adjusting voltage reference to optimize an I/O system

A memory controller issues a targeted refresh command. A specific row of a memory device can be the target of repeated accesses. When the row is accessed repeatedly within a time threshold (also referred to as 'hammered' or a 'row hammer event'), physically adjacent row (a &#x201c;victim&#x201d; row) may experience data corruption. The memory controller receives an indication of a row hammer event, identifies the row associated with the row hammer event, and sends one or more commands to the memory device to cause the memory device to perform a targeted refresh that will refresh the victim row.

Row hammer refresh command

In accordance with the present description, a device includes an internal defect detection and repair circuit which includes a self-test logic circuit built in within the device and a self-repair logic circuit also built in within the device. In one embodiment, the built in self-test logic circuit may be configured to automatically identify defective memory cells in a memory. Upon identifying one or more defective memory cells, the built in self-repair logic circuit may be configured to automatically repair the defective memory cells by replacing defective cells with spare cells within the memory. In one embodiment, data patterns are generated as a function of memory addresses and periodic address offsets.

Integrated circuit defect detection and repair

Systems and methods of managing a link provide for receiving a remote width capability during a link initialization, the remote width capability corresponding to a remote port. A link between a local port and the remote port is operated at a plurality of link widths in accordance with the remote width capability.

Dynamically modulating link width

A system and method consistent with the present disclosure includes determining a jitter tolerance of a particular lane of a communication link corresponding to each of a plurality of equalization coefficients. Further, determining a particular equalization coefficient of the plurality of equalization coefficients that provides a maximum jitter tolerance. Next, using the particular equalization coefficient for the particular lane of the communication link during operation based on determining the particular equalization coefficient which provides the maximum jitter tolerance.

Apparatus, system, and method for improving equalization with a software equalization algorithm

In accordance with the present description, a device includes an internal defect detection and repair circuit which includes a self-test logic circuit built in within the device and a self-repair logic circuit also built in within the device. In one embodiment, the built in self-test logic circuit may be configured to automatically identify defective memory cells in a memory. Upon identifying one or more defective memory cells, the built in self-repair logic circuit may be configured to automatically repair the defective memory cells by replacing defective cells with spare cells within the memory.

Growing community of inventors

Portland, OR, United States of America

Theodore Zale Schoenborn