Hitachi, Ltd.

Renesas Electronics Corporation

Renesas Technology Corp.

Teruaki Sakata

Hiromichi Yamada

Teppei Hirotsu

Nobuyasu Kanekawa

Yusaku Otsuka

Kesami Hagiwara

Tsutomu Yamada

Manabu Sasamoto

Noritaka Matsumoto

Hidenori Omiya

Yuichi Ishiguro

Kotaro Shimamura

Shunichi Iwata

Toshiki Shimizu

Takeshi Kataoka

Keiichi Katsuta

Takashi Yasumasu

Kazuyoshi Fukuda

Naohiro Ikeda

Noboru Sugihara

Naoki Kurihara

The present invention provides a control system that achieves both high reliability and versatility. A control systemof the present invention includes a control deviceincluding an operating system, non-real-time softwareexecuted on the operating system, and real-time softwareexecuted on the operating system, an execution time analysis unitthat inputs and analyzes execution time information of the non-real-time softwareand execution time information of the real-time software, and a real-time interface generation unitthat determines whether or not to generate binary data for updating processing of the control device from an analysis result of the execution time analysis unit.

Control system

A control system in which a plurality of controllers and a redundant controller are connected to a common network, the plurality of controllers are divided into a highly available controller and other normal controllers, the redundant controller obtains context data of the highly available controller to hold the context data in a memory, holds programs of the plurality of controllers in a non-volatile memory, and holds the program of the highly available controller in the memory, and an arithmetic unit substitutes processing of the highly available controller by using the context data and the program of the highly available controller held in advance in the memory when a failure occurs in the highly available controller.

Control system and control method therefor

A control apparatus of the present invention is a control apparatus included in a distributed control system. The control apparatus includes a time synchronization unit configured to synchronize the control apparatus with another control apparatus included in the distributed control system in terms of time, a communication unit configured to receive information from the other control apparatus, an information holding unit configured to add synchronization time information to the information and hold the resulting information, an area setting unit configured to set an area of the information holding unit according to a time difference of the information, an information selection unit configured to select shared data from the information stored in the information holding unit, and a shared data storage unit configured to store the shared data selected by the information selection unit.

Control apparatus

In the invention, a problem is solved in which, in order to achieve high performance and high reliability with the conventional multi-core and lockstep core, a redundant lockstep core is necessarily prepared to execute a multi-core program in which an error has occurred, a circuit area increases, and a cost and a power consumption increase. In the invention, a safe operation of a control system is secured by operating a software program operating on a multi-core in which an error has occurred as degenerate software on a core switched from a lockstep operation to a multi-core operation.

Reconfiguration control device

A circuit generation device that implements a standard function and a degeneration function has a first operation synthesis function of generating a circuit description based on a system operation description, there are provided a degenerate parameter extraction function of extracting a degenerate parameter from the operation description, a degeneration parameter change function of changing a value of the degeneration parameter, a second operation synthesis function of generating a degeneration circuit description based on the operation description and the degeneration parameter value, and a determination function of determining whether the performance of the degeneration circuit description satisfies a constraint condition based on the circuit description. When the determination function determines that the degeneration circuit description does not satisfy the constraint condition, the second operation synthesis function is executed after the value of the degeneration parameter is changed by the degeneration parameter change function.

Circuit generation device and software generation device

To realize control of a system for which a high level of safety is demanded by one SRAM-type FPGA, it is to eliminate a possibility that an undesirable control signal is output to the outside of the FPGA because of influence of failure by a soft error and the like and a problem. To solve this problem, there is provided a hard macro having fixed circuitry structure, programmable logic arranged via an interval close to the hard macro and having a changeable circuitry structure, and an I/F circuit which is provided inside the programmable logic and outputs a processing result in the programmable logic to the hard macro. It is a characteristic that the I/F circuit monitors soundness of the programmable logic and stops output of the processing result to be transmitted to the hard macro on the basis of a monitoring result.

Field programmable logic array

An object of the invention is to provide a field programmable gate array which is able to prevent an inappropriate value from being output to the outside of an FPGA even when an SRAM-based programmable logic portion is out of order and to secure safety of a system. The field programmable gate array of the invention includes a hard macro CPU in which a circuit structure is fixed, a programmable logic in which a circuit structure is changeable, a diagnosis circuit which diagnoses an abnormality of the programmable logic, and a fail-safe interface circuit which is able to control an external output from the programmable logic to a safe side, and the hard macro CPU outputs a fail-safe signal which is an output of a safe side to the fail-sate interface circuit when an error is detected by the diagnosis circuit.

Field programmable gate array

First data to be written which is output from a function module () is supplied to a built-in memory () and a first buffer memory (), and second data to be written which is output from the function module () is supplied to the built-in memory () and a second buffer memory (). The first and second FIFO memories () select and store data items having a predetermined number of outputs from a plurality of first and second output data items which are sequentially output from the first and second buffer memories (), and do not select other data items. A comparator () compares the data items having the predetermined number of outputs which are selected and are output by the first and second FIFO memories () with each other.

Semiconductor integrated circuit and method for operating same

A microcontroller includes a central processing unit, a PWM signal generation unit which generates a PWM signal according to a generation condition of a PWM signal set by the central processing unit, and a diagnostic unit which inputs the generated PWM signal therein and detects a pulse period and a pulse width, based on the input signal and which determines whether the detected pulse period and pulse width respectively coincide with a pulse period and a pulse width corresponding to the generation condition.

Microcontroller, control device and determination method

This method is an error correction method such that, when an error is detected in a CPU with pipeline structure, a content of a register file is restored by a delayed register file which holds an execute completion state of an [Instruction N] correctly executed before this error, and a rollback control that re-executes an instruction from the [Instruction N+1] which is the next instruction of the [Instruction N] is performed. The method collects a parity check result of arbitrary Flip-Flops existing inside the CPU, and detects an error. As a result, the content of the register file is restored into the instruction execute completion state preceding to the instruction range likely to malfunction by the error, and the instruction can be roll backed from the beginning of the instruction range likely having malfunctioned by the error.

Error correction method with instruction level rollback

Two data processing units having the same function, one of which is used for a master and the other for comparison, are provided, control of a circuit unit is performed by the master, the master data processing unit and the circuit unit are operated in synchronization with a first clock signal, the second data processing unit is operated in synchronization with a second clock signal having the same cycle and different phase from the first clock signal, and processing results of both the data processing units are compared in a comparison circuit. Flip flops are disposed on a signal path from the circuit unit to the comparison data processing unit and on a signal path from the master data processing unit to the comparator, and both the first and second clock signals are used for latch clocks of the flip flops in accordance with input signals thereof.

Microcontroller, control system and design method of microcontroller

There is provided a technique which reduces an average processing time of low-priority accesses with suppressing an average delay increase of a high-priority access processing even in a case where high-priority access request and a low-request access request are simultaneously generated to a shared access processing unit and high-priority accesses are continuously generated. And, there is provided an access arbitration equipment comprising: an issued access request retention unit; a first interval determination circuit; and a second interval determination circuit. In a case where the first interval determination circuit determines that an interval is generated between an issued access processing and a most prior access processing and a second interval determination circuit determines that no interval is generated between the issued access processing and a second-prior access request, the priority order of the most prior access request and the second-prior access request is changed.

Arbiter and arbitration method of multiple data accesses

A microcontroller in which an increase in hardware is suppressed and data correction capability for software error of RAM can be improved is provided. A microcontroller which performs processing according to a program includes a CPU and a RAM for storing data processed by the CPU, wherein multiplexed regions are defined in the RAM, and when these regions are accessed, an access to an address outputted by the CPU and a copy access to an address obtained by adding or subtracting a certain value to or from the address outputted by the CPU are performed. By this means, the same data can be stored in a plurality of regions and the reliability can be improved.

Growing community of inventors

Tokai, Japan

Teruaki Sakata