Cisco Technology, Inc.

Terry Seaver

Sharat C Prasad

Yu Deng

Yanfeng Wang

Pirooz Tooyserkani

Khuong Hoang Ngo

Luis M Hernandez

Donald B Stone

A packet switching system and method are disclosed. The system includes a plurality of input and output ports and an input buffer at each of the input ports. The system further includes an input scheduler associated with each of the input buffers and a centralized memory shared by the output ports. An output buffer is located at each of the output ports and an output scheduler is associated with each of the output ports. Each of the input buffers comprises a plurality of virtual output queues configured to store a plurality of packets in a packed arrangement.

Centralized memory based packet switching system and method

Methods and apparatus for enabling a protected circuit path to be created efficiently are disclosed. In accordance with one embodiment of the present invention, a method for creating a protected circuit path within an optical network system includes identifying a first node, a second node, and a third node. Once the nodes are identified, a pseudo link or a virtual link may be created between the second node and the third node. A first circuit path is then routed between the first node and the second node, and a second circuit path which protects that first circuit path is routed between the first node and the third node using the pseudo link.

Low speed data path for SFP-MSA interface

The present invention reduces the number of multicast synchronization delays in a packet switch by determining the mix of packets pending at the input ports. When a sufficient number of multicast packets are ready for transferal, the packet switch preferably transmits a programmed number of multicast packets (or as many multicast packets that exist up to that programmed number). After transmitting these multicast packets, the packet switch resumes preferably transmitting unicast packets. Thus, the number of multicast synchronization delays is reduced over the prior art, the bandwidth utilization of the packet switch is correspondingly increased and the load due to multicast packets and unicast packet is balanced. One embodiment of the invention includes a timer that ensures that multicast packets are transmitted without undue delay.

Method and apparatus for scheduling packets in a packet switch

Growing community of inventors

Pleasanton, CA, United States of America

Terry Seaver