Hal Computer Systems, Inc.

Tarang Patil

John J Zasio

Creigton S Asato

Robert K Montoye

A buffer circuit which exhibits increased speed in transitions between binary states. A control transistor is coupled between a pull-up transistor and an input terminal. During low-to-high input signal transitions, the control transistor limits the signal swing at the input terminal such that small variations in the input terminal voltage result in larger voltage variations at the output terminal. During such transitions, the control transistor simultaneously decouples the input terminal from the pull-up transistor, thereby decoupling the input capacitance from the pull-up transistor. As a result, the speed with which the pull-up transistor can pull the output high is increased. As the number of input signal desired to be processed increases, the reduction in logic transition time becomes more significant. Some versions further include a pull-down transistor having a control terminal coupled to the gate of the pull-up transistor and to a power-down terminal. When an appropriate voltage is applied to the power-down terminal, the pull-up transistor is turned off and the pull-down transistor is turned on such that no DC current flows in the circuit.

Growing community of inventors

Phoenix, AZ, United States of America

Tarang Patil